Discovering, Analysing and Mitigating Power Integrity, Signal Integrity and EMC/EMI Issues in PCB Layouts

Kristoffer Sander Skytte, Staff Aplication Engineer ANF CNRS 2018 : école électronique de l'IN2P3 Brest, France 26 September 2018

cādence[®]

Time Plan

Mercredi 26 septembre	08:30	PSPICE	Stéphan Mouquet (ARTEDAS)
	10:00	T OF TOE	otephan mouquet (ATTEDAO)
		café	
	10:30	PSPICE (à confirmer)	Stéphan Mouquet (ARTEDAS)
	12:00		
	12:15	Déjeuner	
	16:00	Integrité du signal : utilisation de CADENCE SIGRITY	Kristoffer Skytte (CADENCE)
	17:30		
		café	
	18:00	Integrité du signal : utilisation de CADENCE SIGRITY	Kristoffer Skytte (CADENCE)
	19:30	Integrite du signar : duisation de CADENCE SIGNITT	Inisioner Skylle (CADENCE)
	20:00	Diner	

Topics

- Signal Integrity
- Power Integrity
- EMC/EMI
- Thermal
- Links with other Cadence Tools



A System Failure Case Story Server Blue Screen



© 2017 Cadence Design Systems, Inc. Cadence confidential.

Switching Voltage Regulator Noise Coupling on PCB Level

- System was hanging at irregular intervals
- Un-expected noise spikes in the I2C Control lines
- Frequency and Magnitude pointed at DC-DC Noise
- Probing of the I2C and DC-DC switching nodes identified the aggressor



cādence

Source: Amy Luoh et al "Switching Voltage Regulator Noise Coupling Analysis for Printed Circuit Board Systems" DesignCon 2009

PCB Coupling Path

- No obvious coupling paths between source and victim
- However it was found, that the 1.5 voltage regulator was coupling to 12V fill which in turn coupled to the signals that were referencing the 12V fill
- The decaps on 12V fill only placed around the 12V voltage supply



Noise Issue Reproduced in Simulation Environment

Measured results:



Simulated results:



Repaired Noise Coupling Issue

- Potential solutions
 - Improve decoupling of the 12V plane
 - Move switching nodes
 - Change reference of signals







Observations

- Was this a signal integrity, power integrity or interference issues?
 - From a system stand-point we don't really care the system is malfunctioning and a fix is needed
- Several factors contributed to the problem but power delivery was central...
- So what should we conclude here?
 - a) Letting critical signals reference power fills, is a bad thing and that referencing ground is better?
 - b) SMPS switching nodes should have isolation rules?
 - Faraday cage with vias
 - Decoupling across power domains
 - Physical distance from other nets
 - c) Decoupling needs to be rigorously applied to avoid resonances in power planes acting as reference for critical signals?

cādence

d)

Signal Integrity - The Signal Distribution System



10 © 2017 Cadence Design Systems, Inc. Cadence confidential.

What is Signal Integrity (SI)?

- In broad terms SI is the engineering task of ensuring that an electronic system will work as designed despite the inherent non-idealities in the system
- For systems, this task used to be only related to managing the signals as they propagate through the system
- However a system will malfunction if improper power is delivered to system thus more and more focus has been put on this topic over the years although this field is sometimes referred to as Power Integrity (PI)



Signal Integrity Aim of the Signal Distribution System (SDS)

- To allow the components to properly interact in consideration of
 - High speed data lines
 - Distributing clocks / strobes
 - Control signals
 - Provide reference voltages for circuit functionality etc

Derived requirements

- The signal distribution system should not severely affect quality of the routed signals
 - Timing
 - Reflections
 - Skew
 - Loss
 - Undershoot etc
- Nor should the signalling affect proper operation of other devices
 - I.e. through transmission line crosstalk, conducted or emitted noise



Digital System Electrical Specification

Early digital design

- Speed of system defined by clock frequency
- Managing of clock in focus, i.e
 - Timing, setup/hold, skew
 - Propagation delay (as dictated by the logic gate delay)
- System specified in time domain alone

Todays and tomorrows digital design

- Speed of system defined by clock frequency AND rise/fall time
- Channel influence becomes important
 - Noise, jitter, channel loss
 - Propagation delay dictated by interconnect
- System specified in both time and frequency domain



Evolution of Device Interconnects



We will come back to this point later



Implicit assumptions in most SI analysis

- In the symbols on the previous slide, no attention was put on the reference for the interconnect – the reference was implicit through GND or "Net node 0"
- From Kirchhoff's Current Law we know that current flows in loops
- In traditional spice simulations, net node 0 represents
 - a current sink / an ideal current return path
 - a convenient reference to which the voltage potential at any node can be referred the voltage at this point is always 0V (zero volt)
- Is this an accurate representation of reality?
- Of course not!
 - From an engineering perspective what matters more of course is the question of how our assumption can affect the predicted system performance, thus...



Implicit assumptions in most SI analysis (ii)

- Is implicit ground a practical assumption?
- Let's first make a simple investigation of a driver/receiver circuit





Signal Integrity vs. System Level Analysis



Signal Integrity vs. System Level Analysis SSO – Simultaneous Switching Output



Signal Integrity vs. System Level Analysis Effect of adding decoupling capacitors





Signal Integrity vs. System Level Analysis Observations

• The power distribution system can have a significant impact on the signal integrity, or in other words

Imperfections in the power delivery system can show up as signal integrity issues like skew, ringing, over- and undershoot.

- Current does not distinguish ground nets from power nets the current flows in the signal nets' reference plane(s)
- Current avoids anything that impedes its flow. In electrical terminology: It takes the path of least impedance. This implies the path of least resistance for DC and the path of least inductance for AC
- Current flows in loops the use of global ground precludes consideration of all effects of the return current
- The PDS and SDS are fully coupled and cannot as such be separated. Good design of both is needed to obtain system level integrity





Power Integrity The Power Distribution Delivery Network



Aim of the Power Delivery Network

- Deliver a stable voltage to all devices
 - Stable is here defined as nominal voltage ± a certain percentage
 - The voltage variation is both due to IR voltage drop in the PDS, noise due to the switching activity and aging of components

$$\Delta V(\omega) = Z_{input}(\omega)I(\omega) + IR(\omega = 0)$$

- Deliver required charge / current to all devices
- Provide a low impedance return path for signal currents
- Due to the technolgy trends (shrinking voltage levels, increasing power consumption, lower noise margin, faster IOs) the PDS impedance level decreases to ever smaller values and the requirements on the static losses tightens too.

Topology of the Power Delivery Network Components

What is delivering the charge to the ICs?



 The different parts of the power delivery network have different response time to the current requirements of the loads

Topology of the Power Delivery Network Response Time



The power delivery network must be able to deliver, sufficiently fast, the required charge to the consumers. This translates into maintaining the input impedance of the PDN sufficiently low to keep down the induced noise due to switching events.

Illustration from [3]

Topology of the Power Delivery Network DC aspects

- The VRM supplies charge at DC and must be able to deliver the total charge required by the loads
- Another requirement at DC is that the power delivery system must be able to handle the charge without introducing too much heating or excessive voltage drop
- These aspects become increasingly difficult to handle with the ever decreasing voltage levels and the associated increasing load currents
- In addition cost and sizing constraints leads to
 - Less layers and higher densities, reducing the available area for power nets
 - Antipads around vias perforate the planes and can overlap increasing plane parasitics
 - Complex geometries make analysis with hand calculations difficult, if not impossible



IR drop can cause system to exceed acceptable noise levels

Power Integrity and Signal Integrity Two 10Gbps diff pair channels in a package

26



Effect of Power Integrity Issue on SI

 Below shows the eye contours for the LVDS channel on the previous slide operating at 10Gbps



- The resonance of the power planes causes the voltage level difference between 0 & 1 to diminish (hence severly affected BER) and also shows significant jitter increase
- Power plane resonances can also severly affect performance of other devices in the system and can also cause emissions

Summary

- Signal integrity issues can be due to improperly handled power integrity → obtaining system integrity must encompass considerations of both signal integrity and power integrity
- Power integrity issues can occur when you have high current requirements, fast signals, have very dense routing or many voltage domains to handle or improperly selected decoupling
- Ground is a place for carrots and tomatoes
- Simulation tools that consider a fully coupled power and signal distribution system facilitate the most robust boards and package designs



Sigrity Technology Introduction



29 © 2017 Cadence Design Systems, Inc. Cadence confidential.

Introduction to Sigrity

- The leading signal and power integrity provider

High-speed analysis and verification for PCBs and IC packages



Decap Optimization

Assure power delivery performance constraints are met while targeting a decoupling scheme that is cost effective and conserves space

Silicon-Package-Board Modeling

Create ports for pins to achieve the desired level of abstraction when using models for either chip or system centric simulations

Co-design

Simultaneously simulate the entire chip power grid with the package/board in the time and frequency domain to find power issues that might be missed

EMI / EMC

Gain design stage visibility into potential hot spots with near and far field radiation studies to complement signal and power integrity analysis

High-speed interface analysis

Effectively deal with parallel (DDR) and serial (PCI-E) design challenges by analyzing systemwide behavior





Sigrity Power-Aware SI Products



Sigrity Power Aware SI Technology

Sigrity Power-Aware SI Technology

- Signal integrity analysis has traditionally been performed assuming ideal power
- With today's data rates and tight margins, this has become a bad assumption
- Modeling the PDN together with the signals give much more accurate behavior
- This requires very efficient extraction, at which Sigrity excels





Sigrity Serial Link SI Technology

Highlights

- IBIS-AMI Model Creation
- System Level SI Analysis
 - Advanced channel simulation with algorithmic
 - (IBIS-AMI) equalization modeling (ex. FFE, DFE ..)
 - Automated eye diagram and bathtub generation for BER
- Detailed Board Level (P/G/S) extraction Hybrid and Full-wave interconnect extraction



SystemSI – SLA

•SystemSI Serial Link Analysis is an award-winning chipto-chip analysis solution focuses on high-speed SerDes designs such as PCIe, HDMI, SFP+, Xaui, Infiniband, SAS, SATA, USB, and more.





PowerSI

- Market leader and product of choice of companies where power integrity is essential
- Highly accurate modeling of layout structures
- Ability to handle general n-terminal component models



Frequency domain SI, PI and EMC



Compliance Sign-Off Flow



TWDPc

Host Output TWDPe

cādence°

4 © 2017 Cadence Design Systems, Inc. Cadence confidential.

Sigrity Power Integrity Technology

Highlights

Frequency Domain AC Analysis DC Analysis (IR Drop) **Decoupling Capacitor Optimization** Layout thermal analysis

PowerDC

 Industry unique integrated and automated electrical and thermal cosimulation for PCBs and packages

Patented time saving automation for remote sense line positioning

Fastest and most accurate IR drop solution





PowerSI Market leader and product of choice of companies where power integrity is essential

 Highly accurate moděling of layout structures

 Ability to handle general n-terminal component models U20

Frequency domain SI, PI and EMC



OptimizePI

- Automated decap optimization and verification features
- Clear presentation of economic benefits from decap optimization
- Flexibility in meeting targeted objectives (performance, cost, ärea ...)



Voltage, current density and temperature distributions – By PowerDC




Package Assessment and Extraction

Highlights

- Easy to use Package Assessment Hybrid Solver technology
- Fast and accurate for gigabit
 - frequencies
- 3D Full Wave Solver
 - Easy to use, accurate and low and high frequency, faster than alternative Full Wave offerings

"

We began using XtractIM nearly two years ago and it quickly became our primary RLGC model extraction solution. We are pleased with the accuracy of XtractIM models and very impressed with the dramatic analysis time speed-ups we experienced relative to previous tools."

- Hong Shi Altera

XtractIM

- Built in package assessment rapidly identifies potential package defects
- Unsurpassed extraction speed and ease of use

 Able to address the broadest range of packages (single die & multi-die; flip chip, wirebond & leadframe)





PowerSI – 3D FEM

- Much faster (often 10x vs HFSS) with comparable accuracy
- Highly accurate low frequency solution (ex. lower than few MHz)
- Easy to use with geometry modeling and automated port setup





Differential pair in 6 layer package Results showing correlation with HFSS



Package Assessment and Extraction - XtractIM

Package Extraction with XtractIM

- 10X 100X Greater Extraction
 Speed and Capacity
- Whole-package, All-nets , Accurate AC Analysis Engine
 HTML Sign-off Reports



Package Assessment with XtractIM

- Electrical Performance Assessment
 - "assessment" a judgment about something based on an understanding of the situation
 - "extraction" to obtain something from a source, usually by separating it from other material





© 2017 Сас<mark>он</mark>ое резул сузанта, то. Саченое соптаенцат

Sigrity Tool Integration – PCB/Package Domain

- The Sigrity tools are today being integrated more and more within the Cadence design environment, some examples:
 - Embedded impedance, crosstalk and discontinuity checks for signals
 - Static IR drop analysis with constraint violation DRC embedded in the layout
 - Power Integrity constraint set development
 - Decoupling capacitor BOM optimization with back annotation to Allegro
 - Differential via structure optimization
 - Virtual reference design kits for various interfaces
- The Sigrity tools can also be used as stand-alone tools for Cadence and 3rd party based design environments



Allegro Integration Example Impedance, Coupling, Return Path Checks and More

- New unique environment blending the best of Allegro and Sigrity technology
 - All within an Allegro framework layout based analysis / checking for the entire design team
 - Rules for SI / PI / EMI with Constraint Manager as single cockpit for all rule checking







50.0000

50.000

50.000

50.000

50 000

40





Summary

- An extensive tool set is now available to IN2P3 for addressing PCB, package and system integration challenges
- The Sigrity toolset helps provide valuable insights into the design behavior with respect to debugging signal integrity, power integrity, noise coupling issues and EMC/EMI
- In addition the Sigrity technology have been integrated into Allegro to make it easier to implement and check high speed design rules



Finding more information

Several videos on the Sigrity technology available on our YouTube channel

https://www.youtube.com/playlist?list=PLYdInKVfi0KblE3evL5lzy6qkruGfU_N2

- SI and PI Blog
 - https://community.cadence.com/cadence_blogs_8/b/spi/
- Cadence Training
 - On-site training, scheduled classes
 - Internet learning services



cādence[®]

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Device and Board Level Resonances



45 © 2017 Cadence Design Systems, Inc. Cadence confidential.

System Input Impedance





Device Focused Optimization



47 © 2017 Cadence Design Systems, Inc. Cadence confidential.

Device and EMI Co-Optimization Results





Radiation Before Adding 2 EMC Plane Capacitors

2 capacitor locations identified for lowering EMC – not mounted



AC=1 source at the device





49



Radiation Before/After Adding 2 EMC Capacitors

2 added EMC capacitors (100nF)



AC=1 source at the device

same scale for each plot



50 © 2017 Cadence Design Systems, Inc. Cadence confidentia

Before

....

What if: 2 100nF Capacitors Placed at Other Locations

2 Locations suggested by OptimizePI



2 Other Locations





Non-optimal decap locations cause more radiation above 16MHz.

What if: Optimal Locations Populated With Different Capacitors Values



Non-optimal capacitor values cause more radiation between 10MHz - 30MHz.



Input Impedance, Noise Coupling, Near and Far Fields



53 © 2017 Cadence Design Systems, Inc. Cadence confidential.

Example Database





- 14 device decaps
 - 3 same side
 - 11 in core area
- Impedance profile shows peaking at ~640MHz





Impedance Profile For Device Decoupled PCB



55 © 2017 Cadence Design Systems, Inc. Cadence confidential.

Near-Field and Plane Noise Distribution @ 640MHz

Noise voltage distribution between power and ground



E-Field Distribution





Near-Field and Plane Noise Distribution @ 830MHz

Noise voltage distribution between power and ground



E-Field Distribution





EMC Measurement Setup, Fixed Position **Original Device Decoupling**



cādence°

-

EMC Measurement Setup, Worst Case Original Device Decoupling



1 Capacitor Placed (1x100nF)



cādence°

60

Near-Field and Plane Noise Distribution @ 640MHz

Noise voltage distribution between power and ground



E-Field Distribution





Near-Field and Plane Noise Distribution @ 830MHz

Noise voltage distribution between power and ground



E-Field Distribution





EMC Measurement Setup, Fixed Position With 1 EMI Capacitor



cādence°

-

EMC Measurement Setup, Worst Case With 1 EMI Capacitor



2 Capacitors Placed (1x100nF, 1x1000nF)



3 Capacitors Placed (2x100nF, 1x1000nF)



66

4 Capacitors Placed (3x100nF, 1x1000nF)



67



Sigrity Product Summaries





Allegro Sigrity PI Base



Allegro Sigrity PI Base integrates Allegro and Sigrity technology for PI analysis of PCB, IC Package and SiP designs. Enables constraint driven design with an integrated layout and analysis solution.

Constraint Manager

Allegro Sigrity PI Base Primary Advantages

- Proven Sigrity analysis engines
- Industry's first constraint-driven PI design process to drive DeCap selection and placement
- Automated crossprobing configuration after DC Analysis to easily identify and resolve IR drop issues in physical layout
- Targeted for layout designers and PI engineers
- Add-on options for detailed analysis, compliance and assessment



DeCap configurations can be analyzed and saved as PI CSets



Effective radius and setback drive DeCap placement

cādence®

PowerDC



PowerDC is an efficient DC sign-off solution for IC package and PCB designs with electrical / thermal cosimulation to maximize accuracy. IR drop and current hot-spots are quickly pinpointed. Best remote sense locations are automatically found.

PowerDC Primary Advantages

- The first and only integrated and automated electrical and thermal cosimulation for PCBs and packages
- Patented time saving automation for remote sense line positioning
- Fastest and most accurate IR drop solution
- Broad range of visualization options for rapid design improvement
- Unique block diagram results visualization supporting what-if updating
- ✓ Blockwise multi-board E/T co-simulation
- Unified management for setting parameters
- ✓ Integration with Allegro Sigrity PI solution



Multi-board E/T Co-simulation



Power DC block diagram view


PowerSI



PowerSI is a virtual multi-port Vector Network Analyzer for advanced signal integrity, power integrity and designstage EMI analysis.

Supports S-parameter model extraction, trace impedance and coupling checking, and provides multiple frequency domain analysis modes for entire IC package and PCB designs.

PowerSI Primary Advantages

- Market leader and product of choice where power and signal integrity analysis is essential
- Highly accurate modeling of IC package and PCB structures
- Single-ended and mixed-mode results and post-processing
- Adaptive frequency sampling and intelligent result storage
- Supports component / circuit models with unlimited terminals
- Unique capability for ensuring accuracy down to DC with integrated PowerDC analysis
- Targeted workflows to streamline setup operations
- Integration with full wave and quasistatic 3DEM solver



Frequency domain SI, PI and EMC





OptimizePI



OptimizePI is a highly automated AC analysis solution for IC Packages and PCBs. Optimizes decoupling capacitor selection and placement during preand post-layout for target device and EMI. Identifies impedance and PDN resonance issues. DeCap implementations are optimized for performance, cost, area and number.

OptimizePI Primary Advantages

- Automated DeCap optimization of placement and value selection
- Back-annotation of optimized DeCap scheme to Allegro
- Clear presentation of economic benefits from DeCap optimization
- Flexibility in meeting multiple objectives (performance, cost, area, number); what-if; statistical
- Easy-to-use AC analysis environment with workflow setup
- Unique device impedance and EMI resonance checking
- Support for early-stage studies and post-layout verification
- DeCap loop inductance analysis to identify poorly mounted caps
- Device Per-Pin inductance checking and display

Automated positioning and selection of EMI decoupling capacitors



Allegro Sigrity SI Base



Constraint Manager

Allegro Sigrity SI Base integrates Allegro and Sigrity technology for SI analysis of PCB, IC Package and SiP designs. Enables constraint driven design with a unique combination of TD SI simulation, layout editing, topology exploration, and SI related ERCs

Allegro Sigrity SI Base Primary Advantages

- Virtual prototyping and floorplanning of physical layouts leveraging Allegro libraries
- Seamless integration enables direct simulation of design changes on the fly
- Electrically aware physical design for simulation and constraint validation at any design stage with Allegro Constraint Manager
- Sweeping of topology parameters to determine solution space can be captured as constraints to drive physical PCB and package layout
- Easy to use SI ERCs for quick screening of impedance or coupling
- Add-on options for detailed analysis, compliance and assessment



Layout editing / routing and first order TD SI simulation



What-if simulation and constraint capture



SPEED2000



SPEED2000 is a comprehensive PCB/package layout based time domain EM simulation tool for signal integrity, power integrity and designstage EMI analysis. It supports advanced physical and electrical layout checking for design sign-off and debug.

SPEED2000 Primary Advantages

 Unique layout-based SI simulation, incorporating non-ideal power distribution network (PDN)

- Unmatched ability to simulate very large groups of signals together with non-ideal PDN
- Targeted workflows for Trace Checking, SI Metrics, General SI Simulation, SSO Simulation, and SI/PI/EMI Co-Simulation
- Unique animation of transient field propagation across PCBs and packages
- Only solution for EMC simulation with non-linear drivers and receivers
- Provides Level 1 and Level 2 Extraction where models can be used in System level analysis





Trace coupling check (initial and expanded views)

System Explorer



System Explorer is a general purpose signal and power integrity environment that enables custom topologies to be quickly constructed for AC, DC, and transient circuit simulation.

System Explorer – Primary Advantages

- Easy-to-use wire-based graphical connectivity definition
- ✓ IBIS, SPICE, and S-parameter power-aware system-level modeling
- Concurrent, comprehensive simulation of both SI and PI effects
- Convenient pre-defined blocks for common circuit elements (RLCs, Welements, TLines, drivers, receivers, etc.)
- AC, DC, and transient circuit simulation
- Automated measurement and report generation for waveform quality, eye quality, and delays



cādence®

SystemSI – Parallel Bus Analysis



SystemSI – Parallel Bus Analysis is a comprehensive and automated signal integrity and timing environment for the assessment of source synchronous interface performance.



SystemSI – Parallel Bus Analysis Primary Advantages

- Simplified model connections with Model Connection Protocol (MCP) and blocklevel editor
- ✓ IBIS, SPICE, and S-parameter poweraware system-level modeling
- Concurrent, comprehensive simulation of both SI and PI effects
- Detailed worst case/best case timing analysis for source synchronous interfaces
- Highly automated JEDEC-based measurement, reporting, and crossprobing capabilities for DDR compliance
- Use and/or build AMI models that model I/O equalization (created models will run only in SystemSI)



cādence®

SystemSI – Serial Link Analysis



SystemSI – Serial Link Analysis is a comprehensive and automated signal integrity environment for the assessment of BER performance in multi-gigabit serial link interfaces.

SystemSI - Serial Link Analysis Primary Advantages

- ✓ IBIS, SPICE, and S-parameter power-aware system-level modeling
- Concurrent, comprehensive simulation of both SI and PI effects
- Advanced channel simulation engine for high-capacity serial link simulation and BER analysis
- Comprehensive, parameterized AMI model library for modeling of advanced SerDes equalization
- Automated compliance kits for popular serial link standards
- Use and/or build AMI models that model I/O equalization (created models will run only in SystemSI)



SystemSI - Advanced AMI Builder



Advanced AMI Builder contains all the features of SystemSI SLA and PBA plus the ability to create IBIS-AMI models that can run in any vendor's simulator that supports IBIS-AMI

SystemSI Advanced AMI Builder – Primary Advantages

- Includes all the features of SystemSI SLA and PBA
- AMI models have no restrictions – can run in any vendor's channel simulator
- Fast turnaround model gets created at the click of a button





XtractIM



XtractIM is a fast IC package RLC extraction and assessment solution with an option to generate highly accurate broadband models. Supports a broad range of package types including BGA, SiP and leadframe designs.

cādence[®]

XtractIM Primary Advantages

- Built in package assessment rapidly identifies potential package defects
- Unsurpassed extraction speed and ease of use
- Able to address the broadest range of packages (single die & multi-die; flip chip, wirebond & leadframe)
- Users control model extraction precision (RLCG to broadband accurate)
- Extraction with Sigrity hybrid solver, quasi-static and full wave 3D-EM engines
- Easy to learn for occasional users and layout designers
- HTML reports that can be readily shared with partners



Red curve shows impact of Per-pin self loop inductance



PowerSI 3D-EM



PowerSI 3D-EM provides full-wave and quasi-static solver capability inside PowerSI for accurate analysis of complex 3D structures. The software is tailored to IC package and PCB structures. Adaptive meshing assures accuracy combined with fast simulation time.

PowerSI 3D-EM Primary Advantages

- Much faster (often 10x vs. HFSS) with comparable accuracy
- Highly accurate low frequency solution and explicit DC solution
- Easy to use with geometry modeling and automated port setup
- Reliable frequency sweeping solution with no time-consuming point-by-point simulation.





- Differential pair in 6 layer package
- Results showing correlation with HFSS



XcitePI



XcitePI is a full-chip power integrity solution targeting on chip / system codesign applications. It supports early chip power planning, IO and core model extraction, and simulation in both the time and frequency domains.

XcitePI Primary Advantages

- Performs both transient and frequency domain analysis of on-die PDN including packaging effects
- Easy what-if analysis of decoupling capacitor placement, and power grid and bump design changes
- Generates full-chip PDN models with high pin resolution and compact circuit size
- Quickly checks IO power/ground and signal electrical performance to identify potential design defects
- Generates IO power/ground and signal interconnect models for system-level analysis of high-speed channels and buses
- Supports early stage studies and postlayout verification



Power net self loop inductance at each IO cell



Power net impedance (L = power net only / R = power net plus on-die circuit Cadence

Broadband SPICE



Broadband SPICE offers a combination of S-parameter checking, tuning and extraction capability to convert N-port network parameters to efficient SPICE compatible circuits that can be used in time domain circuit simulators.



Broadband SPICE Primary Advantages

- Market leader for SPICE macromodel extraction
- Extensive checking functions for S-parameter model tuning and improvement
- Automated adaptive port reference impedance technique to enhance model accuracy (patent pending)
- Enables faster S-parameter simulations
- Integration with PowerSI and SystemSI for streamlined design flows



Red curve shows impact off S-parameter tuning

96

cādence®

T2B



Transistor to Behavioral Model Conversion (T2B) provides an efficient way to create accurate power-aware IBIS IO models for simulations with SSO effects. These models run orders of magnitude faster than the original transistor models.



T2B Primary Advantages

- Industry's most advanced tool for converting transistor models to power-aware IBIS
- Convenient GUI verifies conversion accuracy
- Simulation speed-up makes full bus simulations practical that would otherwise take weeks
- Optional IBIS plus model provides additional level of accuracy



Built-in simulation check compares transistor to IBIS



Impact of pre-driver current

MCP

	: Ichip_gds_	decap_wckt_tsv	1	•	Internal Circuit:	orgip_pcbop	en_wdecap	-	• • • • • •
Connection: to_or	gip	• Тур	e: DIE	Del	Connection: U1		• Type:	DIE	Del
Ckt Node(*)	Net(")	X (mm)	Y (mm)	Pin(*)	Ckt Node(*)	Net(")	X (mm)	Y (mm)	12
				A1_6	→ U1_A1_5	VDD_M_1	3.525	2.725	
				A1_15	→ U1_A1_15	VDD_M_1	3.025	2.725	
				A1_25	→ U1_A1_25	VDD_M_1	2.525	2.725	
				A1_35	→ U1_A1_35	VDD_M_1	2.025	2.725	
				A1_45	→ U1_A1_45	VDD_M_1	1.525	2.725	
				A1_55	→ U1_A1_55	VDD_M_1	1.025	2.725	
Coordinate based Position Toleran	matching setti ce (mm) 0.0 match mpA21,0.000	ngs 01 A	ngle Tolerano	e (deg) 1	Coord Match: 312 matche	d, 0 unmatche	d.	Default Detail Coord Mate	4
Coordinate based Position Toleran Use manual First node: N_B Second node: N	matching setti ce (mm) 0.0 match .mpA21,0.000 _BumpA300,0.	01 A	ngle Tolerano Fir 218 Se	e (deg) 1 st node: UI_C128,-0.00 cand node: UI_C049,0.0	Coord Match: 312 matche 41,0.0033 1041,-0.0027	d, 0 unmatche	d. s	Default Detail Coord Mate	4
Coordinate based Position Toleran Use manual First node: N_Bi Second node: N Pin (chip_ods_dec	matching setti ce (mm) 0.0 match _BumpA21,0.000 _BumpA300,0. ap_wckt_tsv1	ngs 01 A 78064,0.00816 00898064,0.003	ngle Tolerano Fir 218 Se Pin (o	e (deg) 1 st. node: U1_C128,-0.00 cond node: U1_C049,0.0 gp_ctoopen_wdecap)	Coord Match: 312 matche H;0.0033 041;-0.0027	d, 0 unmatche	d. s	Default Detail Coord Mate	4
Coordinate based Position Toleran Use manual First node: N_BL Second node: N_ Pin (chip_ods_dec	matching setti ce (mm) 0.0 match 	ngs 01 78064,0.00818 00898054,0.002	ngle Tolerano Fir 218 Se Pin (o	e (deg) 1 st node: U1_C128,-0.00 cand node: U1_C049,0.0 gp_pcbopen_wdecap)	Coord Match: 312 matche 41,0.0033 041,-0.0027 R	d, 0 unmatche	d. s	Default Detail Coord Mate	E C
Coordinate based Position Toleran Use manual First node: N_Bi Second rode: N Pin (chip_gds_dec	matching sett) ce (mm) 0.0 match .mpA21,0.000 .gumpA300,0. ap_wdkt_tsv1)	ngs 01 A 78064,0.00818 00898064,0.003	ngle Tolerano Fir 218 Se Pin (o	e (deg) st node: U1_C128,-0.00 cond node: U1_C128,-0.00 gip_pchapen_wdecap)	Coord Match: 312 matche 11,0.0033 041,-0.0027	d, 0 unmatche	d. s	Default Detail Coord Mate	
Coordinate based Position Toleran Use manual First node: N_B Second node: N Pin (ichip_gds_dec	matching setb ce (mm) 0.0 match _BumpA21,0.0007 _BumpA300,0. ap_wckt_tsv1)	ngs 01 A 76064,0.00818 00898064,0.003	ngle Tolerano Fir 218 Se Pin (o	e (deg) t node: U1_C128,-0.00 cand node: U1_C019,0.00 gip_pcbopen_wdecap)	Coord Match: 312 matche (1,0.0003 (01),-0.0027	d, 0 unmatche	d. 5	Default Detail Coord Mate	
Coordinate based Position Toleran Use manual First node: N_P Second node: N Pin (ichip_ods_dec	matching setb ce (mm) 0.0 match 	ngs 01 A 78064,0.00818 00898064,0.000	ngle Tolerano Fir 218 Se Pin (o	e (deg) 1 st node: U1_C128,-0.00 cand node: U1_C049,0.0 gip_pcbopen_wdecap)	Coord Match: 312 matche 11,0.0039 041,-0.0027	d, 0 unmatche	d.	Default Detail Coord Mate	4
Coordinate based Position Toleran Use manual First node: N_B Second node: N Pin (khip_gds_dec	matching sett ce (mm) 0.0 match 	ngs 01 A	ngle Tolerano Fir 218 Se Pin (o	e (deg) 1 st node: U1_C128,-0.00 cond node: U1_C049,0.0 gp_pdoper_wdecap)	Coord Match: 312 matche H;0.0003 041;-0.0027	d, 0 unmatche		Default Detail Coord Mate	
Coordinate based Position Toleran Use manual First node: N_Bi Second node: N Pin (chip_ods_dec	matching setti ce (mm) 0.0 match 	ngs 01 A 78064,0.00818 00999064,0.007	ngle Tolerano Fir 218 Se Pin (o	e (deg) 1 st node: U1_C128,-0.00 cond node: U1_C19,0.0 gip_pchopen_wdecap)	Coord Match: 312 matche \$1,0.0039 041)-0.0027 R	d, 0 unmatche		Default Detail Coord Mate	
Coordinate based Position Toleran Use manual First node: N_Pi Second node: N Pin (drip_ods_dec	matching sets ce (mm) 0.0 match mpA21,0.0007 	78064,0.00818 001 A 78064,0.00818 00999964,0.000	ngle Tolerano Fir 218 Se Pin (o	e (deg) 1 st node: U1_C128,-0.00 cand node: U1_C049,0.0 gp_pdopen_wdecap)	Coord Match: 312 matche (1,0.0003 (01);-0.0027	d, 0 unmatche		Default Detail Coord Mate	

Model Connection Protocol (MCP) simplifies time consuming model connections to support multistructure simulations. Tedious and error prone operations are streamlined to make complex simulations practical.



MCP Primary Advantages

- ✓ Open format, available from Cadence without charge
- Reduces error-prone connection and wiring tasks
- Simplifies connectivity to enable multi-structure simulations
- Large scale chip-topackage, package-to-PCB connectivity easily achieved
- Makes it practical to predict localized behavior by enabling per-pin connections



Simplified model connections



cādence[®]

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <u>www.cadence.com/go/trademarks</u> are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.