



# Ecole IN2P3: Electronique pour la physique

Référence CENSEA17100052-01

Présenté le : 1/04/2019



## **Gestion des versions**

Indice	Evolution	Date		
00	Création	15/09/2018		
01	Modification pour l'ecole des technique de base des deteceturs	01/04/2019		

## Validation du Document


Action	Nom	Fonction/Entité	Date	Visa
Rédigé par	F. Druillole	Responsable CENBG/SEA	14/09/2018	
Vérifié par				
Vérifié par				
Approuvé par				
Approuvé par				

# Documents de référence Projet


Document	Référence	Emetteur	Date
Bruit de fond et mesures – Aspects Théoriques	R310V2	Techniques de l'ingénieur	18/12/2006
Bruit de fond et mesures – Mesures et applications en conception	R311V1	Technique de l'ingénieur	18/12/2006
Op Amp Noise Theory ans Applications	SLOA082	Texas Istruments	
NOISE ANALYSIS OF FET TRANSIMPEDANCE AMPLIFIERS	SBOA060	BurrBrown	02/1994
Presentation electronique multi-detecteur		Laurent Leterrier LPCCaen	




# Un Système d'acquisition : Dominant Design



## Les Technologies émergentes pour les DAQ




## Un ASIC FE Système : CATIROC




- → LG/HG
- → SHAPER
- → DISCRILINATEUR
- → TAC Fine Time
- → Compteur coardse Time
- → ADC Wilkinson (double rampe)




### Transmission RF des front-end





## <u>Une place à prendre :</u>

Transmission inter-carte pour remplacer les câbles



→One vector position in the complex plane codes 2 bits



## RF COMMUNICATIONS FUNDAMENTALS

### AN OVERVIEW OF MODULATION

## Complex modulation schemes







Figure 1. Constellation View of QPSK






16-QAM 4 bits/symbol



64-QAM 6 bits/symbol



256-QAM 8 bits/symbol

### Transmission RF des front-end



## Multi-Gigabit Wireless Data Transfer for High Energy Physics Applications



cedric.dehos@cea.fr



### **WADAPT Collaboration**

■ Wadapt: "Wireless Allowing Data And Power Transmission"

### Objectives:

- Definition of the needs of data connectivity for particle-physics detectors
- Evaluation of the wireless technologies for data and power transfer
- Hardening, specific design and prototyping

### Consortium


leti & list


- CERN, European Organisation for Nuclear Research, Geneva, Switzerland
- CEA/DSM/IRFU, Gif-sur-Yvette, France
- **CEA/LETI**, Grenoble, France
- University of Heidelberg, Germany
- University of Uppsala, Sweden
- University of Bergen, Norway
- Argonne National Laboratory, Argonne, USA
- Gangneung National University, Korea

www.cea.fr

## Ceatech

# **Context: massive cable plant**





## Impact on the measurements

- Multiple scattering and nuclear interactions
- Dead-zone areas

## Impact on the installation and the operation


- Cables and connectors are fragile
- Cable path is not so flexible
- Design constraints






# Why Wireless?

- Minimize material budget of cables/connectors
   Limited radiation length because of massive services in region between Barrel and Disks
- Axial readout induce important latencies
   Direct communication between layers (radial readout)
- More flexible transceiver placement
- Point-to-Multipoint links, interlayer intelligence
- Data follows event topology enabling fast triggering





Wireless readout principle (R. Brenner, Uppsala Univ)


© CEA. All rights reserved

6

## Ceatech

# Feasibility studies, CEA Leti


- PRBS 8b/10b
- 60GHz TRX package on test board
- 9dB horn antennas
- 3cm range
- Oscilloscope eye and jitter analysis










## **Transmission Optique**








## **Transmission Optique**







# Ethernet Interfaces and Nomenclature


	Electrical Interface	Backplane	Twinax Cable	Twisted Pair (1 Pair)	Twisted Pair (4 Pair)	MMF	500m PSM4	2km SMF	10km SMF	40km SMF	80km SMF		
10BASE-		T1S?		T1S/T1L						Phys	ical layer	40 Gigabit Ethernet	100 Gigabit Ethernet
										Backplane		n.a.	100G8ASE-KP4
100BASE-				T1						Improved Ba	ackplane	40GBASE-KR4	100GBASE-KR4
1000BASE-				T1	т					7 m over twi	nax copper cable	40GBASE-CR4	100GBASE-CR10 100GBASE-CR4
											Cat.8" hivisted pair	40GBASE-T	
2.5GBASE=		КХ		TIS?	Т						100 m over OM3 MMF 40GBASE-SR4		100GBASE-SR10
FCDASE		KR		TIS?	-						OM4 MMF[84]	4000 40E ED	100GBASE-SR4
5GBASE-		KR		1157	Т					2 km over S		40GBASE-FR 40GBASE-LR4	100GBASE-CWDM4 <sup>[87]</sup> 100GBASE-LR4
10GBASE-				TIS?	т					40 km over		40GBASE-ER4	100GBASE-ER4
1000702				113:	'					40 1011 0101		400EFICE EIV	TOUGHT EIGH
25GBASE-	25GAUI	KR	CR/CR-S		Т	SR			LR	ER			
40GBASE-	XLAUI	KR4	CR4		т /	SR4/eSR4	PSM4	FR	LR4	ER4		253	Section 1
50GBASE-	LAUI-2/50GAUI-2 50GAUI-1	KR	CR			SR		FR	LR	ER			
100GBASE-	CAUI/10 CAUI-4/100GAUI-4 100GAUI-2	KR4 KR2	CR10 CR4 CR2			SR10 SR4 SR2	PSM4	10X10 CWDM4 CLR4	LR4 4WDM-10	ER4 4WDM-40		la esta de la companya della company	
	100GAUI-1	KR1	CR1				DR	100G-FR	100G-LR	?	?		
200GBASE-	200GAUI-4 200GAUI-2	KR4 KR2	CR4 CR2			SR4	DR4	FR4	LR4	?	?		
400GBASE-	400GAUI-16 400GAUI-8 400GAUI-4	KR4	CR4			SR16	DR4	FR8 400G-FR4	LR8	?	?	199	1


Gray Text = IEEE Standard Red Text = In Standardization Green Text = In Study Group Blue Text = Non-IEEE standard but complies to IEEE electrical interfaces








## Transmission Optique Technologie Photonique























## Synchronisation des canaux (transmission du temps)

### Pictures of frequency standards












### Time/Frequency dissemination nowadays




Courtesy M.-C. Angonin






### Means to compare/disseminate clocks



## Synchronisation des canaux (transmission du temps)

#### **PTP**



Distribution/Transfert temps


ANF DAQ - Frejus, November 13, 2018



#### PTP

#### Results from test set-up using M1000 units

Test set-up: A master M1000 unit with a 1PPS and NTP reference from UTC(NPL) transmitting PTP to a slave M1000 unit over two 50km fibre spools with long range SFPs.



Postribution/Transfert temps
ANF DAO - Frejus, November 13, 2018

Courtesy E. Laier-English



NPL

#### WR-PTP

### Synchronous Ethernet (SyncE)

Layer-1 syntonization


A common frequency reference for the entire network

All nodes of the network are locked to the frequency of the System timing master

## Digital Dual Mixer Time Difference (DDMTD)

Precise phase measurement

A phase compensated clock signal for the slave



### **Asymmetry compensation**

Sources of propagation asymmetry in a White Rabbit link:

Chromatic dispersion

Unequal fiber lengths

'Static' correction of propagation asymmetry possible with WR.

G. Daniluk, (CERN). Nuclear Instruments and Methods in Physics Research 725, 187-190 (2013).





### Synchronisation des canaux (transmission du temps)

#### **Optical time transfer**


### **Amplitude or Phase** modulation of the optical carrier


O.Lopez, et al. Applied Physics B 110. 3-6 (2013).

#### **Optical demodulation**

F. Frank, et al. IEEE T-UFFC 1-1 (2018)

Techniques not yet as mature as frequency transfer










### 25 years of range improvement



Distribution/Transfert temps

ANF DAQ - Frejus, November 13, 2018



#### Cascaded links

- Multi-segments approach :
  - Link is divided into a few segments, depending on noise and
  - → shorter delay
  - → larger bandwidth and better noise rejection
- Repeater stations are needed :
  - Repeater station N: send back signal to station N-1, amplify and filter, correct the noise of next link N



Repeater laser station commercially available F.Guillou-Camargo et al, Appl. Opt., AO 57, 7203-7210 (2018).





Distribution/Transfert temps ANF DAQ - Frejus, November 13, 2018



### **Future prospects**

### **Towards** Research Infrastructure

- Work with Network for Education and Research Industry to make the technology available
- Ways to access the network
- Compatibility with TelCo

Project CLONETS involved 16 partners from 7 European countries. Partners represent 4 mair


- National Measurement Institutes: OBS PARIS (FR), NPL (UK), PTB (DE), INRIM (IT)
- . National Research and Education Network: RENATER (FR), CESNET (CZ), PSNC (PL),
- Academic Laboratories: AGH (PL), UP13 (FR), UCL (UK), ISI (CZ), CNRS\* (FR) Industrial: MUQUANS (FR), MENLO (DE), PIKTIME (PL), SEVEN SOL (SP), OPTOKON (CZ) TOP-IX\* (IT)








## Les Technologies émergentes pour les DAQ



# Importance de la hiérarchie mémoire




## Memory Wall

### Memory access latency is a "wall"


- Fundamental barrier to further improvement in singlethread computation performance
- Attempts to mitigate latency
- Caching (memory hierarchy), out-of-order execution, prefetching
- $-\dots$  but can only go so far
- Migration towards multi-processing
- Provide other threads of execution while waiting for memory
- Increase memory bandwidth to compensate for long latency

## DDR memory: latency/bandwidth




# Classic Multicore Memory Hierarchy

## Challenge: managing interference between cores




## **Embedded Multicore Memory Hierarchy**


## Challenge: programmability of DMA and private memories






## Calcul accéléré : aspect Matériel









## **GPUs: Throughput Oriented Design**

GPU
Throughput Oriented Cores





Small caches

To boost memory throughput

### Simple control

- No branch prediction
- No data forwarding

### **Energy efficient ALUs**

 Many, long latency but heavily pipelined for high throughput

Require massive number of threads to tolerate latencies

- Threading logic
- Thread state

GPU permet le parallélisme et donc booste les performances des calculs matriciels (Image, FFT, Reseau de Neurones)

### Calcul accéléré: Architecture GPU








Figure 1: The ZedBoard Development Kit Running Xylon's 3D Graphics Demo

## Calcul accéléré : Architecture Multi-Purpose Processor Array






Figure 1 - MPPA®-256 block diagram

- Image and Audio processing: HD encoding, broadcasting, video surveillance, augmented reality
- Signal processing: Radar, telecom, medical
- Intensive Computing: Oil & Gas, finance, video live streaming, numerical simulation, Bio Sciences
- Control Command: Aeronautics, industrial automation
- Telecom: Routers, cryptography, software defined radio, base station

### Core architecture

The MPPA® core is a 32-bit Very Long Instruction Word (VLIW) processor made of:

- One Branch/Control Unit
- Two Arithmetic Logic Units
- One Load/Store Unit including simplified ALU
- One Multiply-Accumulate (MAC) / FPU including a simplified ALU
- Standard IEEE 754-2008 FPU with advanced Fused Multiply-Add (FMA) and dot product operators
- One Memory Management Unit (MMU)


### **Compute Cluster**

Each compute cluster is composed of:

- 16 identical cores with private FPU and MMU
- Dynamic Voltage and Frequency Scaling (DVFS) and Dynamic Power Switch off (DPS) support
- 1 system core with private FPU and MMU
- An instruction and data L1-cache per core
- 1 smart Direct Memory Access (DMA)
- A shared memory
- 1 Debug Support Unit

The cores are connected to a multibank memory enabling low latency access or bank private access depending on the configuration.

## Calcul accéléré: Architecture Multi-Purpose Processor Array



### MANYCORE PROCESSOR

### Architecture: Distributed memory

- 16 compute clusters
- 2 I/O clusters (2x quad-core each)
- Data & control networks-on-chip (NoC)

#### **Performance**

1 TFLOPS SP

#### **Devices**

• DDR3, 4 Ethernet 10G and 8 PCIe Gen3

### **COMPUTE CLUSTER**

### **Architecture**

• 16 user cores (SMP) + 1 system core

#### Communication

NoC Tx and Rx interfaces

### Memory:

 2 MB multi-banked shared (77GB/s Shared Memory BW)

### Debug

Debug Support Unit (DSU)

### **VLIW CORE**

#### **Architecture**

- 32-bit or 64-bit addresses
- 5-issue VLIW architecture
- MMU + I&D cache (8KB+8KB)
- 32-bit/64-bit IEEE 754-2008 FMA FPU

### Security

crypto co-processor (AES/SHA/CRC/...)

### **Performance**


• 6 GFLOPS SP per core



### Calcul accéléré: Architecture CPU + FPGA

https://www.microsoft.com/en-us/research/wp-content/uploads/2016/10/Cloud-Scale-Acceleration-Architecture.pdf

Idée: Accélérer les transmissions de données et les calculs sur les nœuds des data center de Microsoft







Fig. 1. (a) Decoupled Programmable Hardware Plane, (b) Server + FPGA schematic.

### Calcul accéléré: Architecture CPU + FPGA







## Langage avec #PRAGMA et bibliotheques dédiées

CUDA OPENMP OPENCL


### Couches C, C++

## Calcul GPU:

Langage CUDA Langage OpenCL

Implementation:
Mathlab,
Mathematica,
Labview, CUDA
Fortran, CUDA C &
C++, PyCUDA...

### Tiled Matrix Multiplication Kernel




### Calcul MPPA:


Langage OpenMP 3 Langage OpenCL 1.2 Dedicated Libraries (BLAS, DL, FFT,CV

## Calcul CPU + FPGA:

Langage HLS
Langage OpenCL







# Traditional FPGA Design Flow



module dut(...); always @(...) endmodule;

### Design entry/RTL coding

- · Behavioral or structural description of design
- · Possibly with the help of high-level tools



### Place & route (Fitting)

- · Assign primitives to locations
- Route the resources





### RTL functional simulation

- Use 3<sup>rd</sup> party simulators
- Verify logic model & data flow





· Verify performance specs can be met





## Synthesis (Mapping)

- Translate design into device-specific primitives
- Design optimized
- Quartus® synthesis or other 3rd party tools



### Board simulation & test

- Simulate board design
- Program & test device on board

Programmable Solutions Group



## Calcul accéléré: aspect logiciel pour les FPGA

## FPGA High Level Design with OpenCL™


Goal: Design FPGA custom hardware with C-based software language



- Benefits
  - Makes FPGA acceleration available to software engineers
  - Debug and optimize in a software-like environment
  - Significant productivity gains compared to hardware-centric flow
  - Easier to perform design exploration
  - Abstracts away FPGA design flow and FPGA hardware

### OpenCL™ Platform Model


- One Host with one or more OpenCL<sup>™</sup> Devices
  - Each Device is composed of one or more compute units
- Memory divided into Host Memory and various types of Device Memory



## Intel® FPGA OpenCL™ Device


Each device is made of many independent compute units

• Each compute unit is custom built from kernel code




## Altera's OpenCL Flow


Intel's OpenCL SDK for FPGA takes a system level view



- Board Support Package (BSP)
  - "Chassis" to hold the newly created kernel
- Kernel Compiler
  - Optimized pipelines from C
- System Integrator
  - Merge all together and generate partial reconfiguration files for FPGA

# Les Technologies émergentes pour les DAQ





#### Tendances:

- 1. Democratisation de l'Al
- 2. Ecosystemes numeriques
- 3. Bio-evolution (biochips) humain augmenté
- Experiences immersives (capteurs, Plateformes IT
- Nouvelles Infrastructures (Ordinateur quantique...)

**Machine Learning :** Ensemble d'algorithmes pour résoudre des problèmes:

- Identification d'objet
- Classification
- Detection...

**Deep Learning (IA):** Technologies liées aux réseaux de Neurones.


Phase d'apprentissage


Fonctionne bien dans des cas particuliers

#### One Neuron


• Elementary computation


activation = 
$$w^T.x = \sum_j w_j x_j + w_0$$
  
output =  $ReLU(a(x))$ 






#### Autoencoders






# LeNet [LeCun and al., 1997]





AlexNet [Krizhevsky and al., 2012]





#### Why now?

#### Huge training resources for huge models


- Huge volumes of training data
- Huge computational ressources (clusters of GPUs)

#### Advances in understanding optimizing NNs

- Regularization (Dropout...)
- Making gradient flow (ResNets, LSTM, ...)

#### Faster diffusion than ever

- Softwares
- Results
  - Publications (arxiv publication model) + codes
  - Architectures, weights (3 python lines for loading a state of the art computer vision model!)



#### Pivot adversarial learning [Louppe et al., 2017]

• Use adversarial learning to align simulated and systematic data





Figure 1: Architecture for the adversarial training of a binary classifier f against a nuisance parameters X. The adversary s models the distribution  $p(z|f(X;\theta_f)=s)$  of the nuisance parameters as observed only through the output  $f(X;\theta_f)$  of the classifier. By maximizing the antagonistic objective  $\mathcal{L}_r(\theta_f,\theta_r)$ , the classifier f forces  $p(z|f(X;\theta_f)=s)$  towards the prior p(z), which happens when  $f(X;\theta_f)$  is independent of the nuisance parameter Z and therefore pivotal.

#### Deep and HEP

#### Ziyu Guo's thesis (with Y. Coadou)


- ullet Deep learning in the search for ttH with the ATLAS experiment at the Large Hadron Collider
- ullet 1. Replace a reconstruction BDT + classification BDT with a end to end learned joint model



#### Deep and HEP

#### QCD-aware Recursive Neural Networks for Jet Physic [Louppe et al., 2018]

• Learn to aggregate features for jets using a tree structure inspired from data knowledge




#### Deep and HEP

#### Ziyu Guo's thesis (with Y. Coadou)

- $\bullet$  Deep learning in the search for ttH with the ATLAS experiment at the Large Hadron Collider
- 2. Rely on the physical process to design the NN structure
- ullet Better results than DNN. Comparing now with BDTs







→ Les nouvelles collaborations ont lancé un groupe de travail sur le sujet



hls 4 ml





\* HLSAML aims to be this automatic tool

• reads as input models trained on standard DeepLearning libraries
• comes with implementation of common ingredients (layers, activation functions, etc)
• Uses HLS softwares to provide a firmware implementation of a given network
• Could also be used to create co-processing kernels for HLT environments

\*\*Co-processing kernel\*\*

| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*
| Co-processing kernel\*\*

Porting Deep Learning to Trigger/DAQ system




Why do we need to process data in real time?

What are the relationships between physics, dataflow, and optimal processing architectures?


How do we calibrate and monitor real-time processing systems?

# Data @ some current/future experiments




Data rate read out from detectors by the DAQ system for further online or offline processing Data written to permanent storage for long-term analysis

# Putting that DAQ into context




# Enjeux : Réduction des données en temps réel pour éviter le stockage sur disque (très couteux) :

- → Embarqué les algorithmes dans les nœuds de decisions
- →Optimiser les traitements (classifications....DL)
- → Utiliser un mixte GPU, MPPA, FPGA



Keep in mind that to reduce this data volume you can either select a subset of events, compress the events, or do a mixture of these two things.

(Annual) cost of storing data to disk







# **FPGA Compute Acceleration** in HEP



Christian Färber CERN Openlab Fellow LHCb Online group




On behalf of the LHCb Online group and the HTC Collaboration


Technologies émergentes pour systèmes DAQ IN2P3 School, Marseille 16.11.2018





# Summary





- Programming model with OpenCL very attractive and convenient for HEP field, HLS also available
- Also other experiments want to test the usage of the Intel® Xeon®+FPGA with Arria10
- High bandwidth interconnect coupled with Arria<sup>®</sup> 10 FPGA suggests excellent performance per Joule for HEP algorithms! Don't forget Stratix® 10 ...!





(intel



# Algorithmes IA: Nouveaux Ordinateurs !!!

#### End of Moore's Law: What Next?



#### What are the needs?

High computing power



• New fonctionnalities More 'intelligence'.

Processing of natural data (image, sound.....)





#### **Evolution or Revolution?**

- Improved Von lev an (Adiabatic logic, computing in y)
- Improved witching device (new transistor, othe certology)
- New state variable hardware)


New information processing paradigm

# Algorithmes IA: Nouveaux Ordinateurs !!!





#### Qbits

$$|\psi\rangle = \alpha|0\rangle + \beta|1\rangle$$
  
 $\alpha, \beta \in \mathbb{C} \quad |\alpha|^2 + |\beta|^2 = 1$ 





#### Neuromorphic architectures
























But...

- · Several orders of magnitude slower than expected
- No quantum algorithm library
- Quantum state coherence time limited (100 □S only)
- Operation temperature often close to 0°K (-273 °C) !
- Quantum computers often resemble fundamental physics experiments!

#### Choix de méthode conceptuelle



Une méthode bio-inspiré donnera de meilleurs résultats. Biomimetics: its practice and theory (2006)

Attracteur dynamique: application

Changement de fonctionnalité par le choix de l'information en entrée



# Perspectives à l'IN2P3

# C'est une révolution en marche qui va faire évoluer nos métiers


- Expériences au CERN :
  - Réduction des données sur CMS, ATLAS, LHCb
  - Test RN dans les FPGA HLS4ML
  - Test le calcul accéléré
- Produit en Physique Nucléaire:
  - LPC Caen: Test MPPA avec une machine KALRAY
    - → filtrage numérique par voies
    - → Evolution du Produit DAQ FASTER
  - IPN Lyon: DL pour AGATA (protons, gamma..)
- R2D2 au CENBG
  - Classifier (déconvolution) embarqué sur système SAM (GET)
  - Logiciel DAVIS évolution vers SoC-

# Remerciements

# « Si j'ai vu plus loin, c'est en montant sur les épaules de géants. » Isaac Newton – 1675 –



Fred Goulding (1925-2013) was a pioneer in the application of modern electronics to nuclear physics research He was internationally recognized for the development and application of semiconductor radiation detectors, and was among the earliest to implement computer control and data acquisition methods for science. He served as group leader in the Nuclear Chemistry Division (now Nuclear Science), and a department head in the Engineering Division.




Emilio Gatti (Torino, 18 marzo 1922 - Milano, 9 luglio 2016) began his activity in 1948 in Nuclear Electronics at CISE, Milan Italy. Professor at Politecnico di Milano since 1951 (full professor since 1957 and emeritus in 1998). Life-long associated to the Italian Institute for Nuclear Physics, INFN (Istituto Nazionale di Fisica Nucleare), that he contributed to found in 1951. Since 1973 Senior Visiting Scientist at Brookhaven National Laboratory, for 30 years collaborating with Veljko Radeka and the late Pavel Rehak. Among his most brilliant achievement which played a revolutionary role:

- the charge preamplifier to perform minimum noise measurements of the charge deposited in radiation detectors (at the time ionization chambers)
- the conception jointly with the friend and colleague Pavel Rehak of the Sideward Depletion together with the invention of the Silicon Drift Detector
- the sliding scale technique to improve the differential non-linearity in ADCs.
- countless relevant studies on **optimum filtering** that resulted also in a lengthy monograph jointly written with the late friend and colleague Franco Manfredi.

# Remerciements

# « Si vous n'êtes pas capable d'expliquer quelque chose à un enfant de 6 ans, c'est que vous ne le comprenez pas vous-même» Albert Einstein

#### Pier Francesco Manfredi (1935-2015) :



Franco Manfredi gave an essential contribution to the understanding of radiation effects on the noise performance of front-end devices and to the development of techniques enabling readout electronics to operate with a large signal-to-noise ratio at high radiation levels



Pavel Rehak 1945 - 2009

has had a deep interest in physics, but most of his work was motivated by his belief that detector developments are among the main forces responsible for the progress in physics and in other natural sciences. He was truly a renaissance physicist, in that he could delve deeply into various 50 areas of physics.

#### Veljko Radeka 1930 -



LOW-NOISE TECHNIQUESIN DETECTORS
Brookhaven National Laboratory, Upton, New
York 11973

# Remerciements

Pour ces présentations, j'ai utilisé les documents de plusieurs écoles IN2P3 (Microélectronique, Electronique analogique et Data Acquisition :

- Laurent Leterrier LPC Caen -
- Christophe de La Taille Omega -
- Philippe Vallerand LAL -
- Laurent Royer LPC Clermont-Ferrand
- Shébli Anvar CEA/IRFU -
- Olivier Gevin CEA/IRFU -
- Pascal Baron CEA/IRFU -
- Selma Conforti OMEGA -
- Cedric Cerna CENBG -
- Federic Perrot CENBG -

Et l'ensemble des **intervenants** de l'ANF *DAQ émergents* du mois de Novembre 2018 et *Informatique avancée* du CNRS du mois de Decembre 2018

# Les Technologies émergentes pour les DAQ

