




WP10	LPSC	14C
07/01/15		1/13

***Pierre Auger Observatory***

**Surface Detector Electronics Upgrade  
Critical Design Review Plan**

*Abstract:*  
 This document gives the organization of the Critical Design Review for the H/W design of the SDEU, held the 4<sup>th</sup> of February 2015.


<i>Document written by:</i> P. Stassi Project System engineer	<i>Agreed by:</i> T. Suomijärvi Task leader
<i>Date:</i> January 07, 2014	<i>Date:</i> January 07, 2014
<i>Local Reference:</i> ATRIUM-xxxx	<i>Project Reference:</i> WP10LPSC14C



<b>WP10</b>	<b>LPSC</b>	<b>14C</b>
07/01/15		2/13

## Table of Content


1.	INTRODUCTION and review objectives .....	5
1.1	Applicable Documents .....	5
1.2	Reference Documents .....	5
2.	Review documentation .....	6
3.	Review organization .....	7
3.1	Events Schedule: .....	7
3.2	Review Agenda: .....	7
4	Attendees for the CDR .....	8
4.1	Review board: .....	8
4.2	SDEU representatives: .....	8
4.3	PAO representative: .....	8
5	ANNEX .....	9
5.1	Review Item Discrepancy (RID): .....	9
5.2	Design Review Checklist (DRC): .....	11



WP10	LPSC	14C
07/01/15		3/13

## ACRONYMS


AD	Applicable Document
ADC	Analog to Digital Converter
AIT	Assembly, Integration and Tests
AIV	Assembly, Integration and Verification
BGA	Ball Grid Array
CAD	Computer Aided Design
CDR	Critical Design Review
CPU	Central Processing Unit
CR	Configurational Requirement
DAC	Digital to Analog Converter
DC	Direct Current
DRC	Design Review Checklist
ER	Environmental Requirement
FDIR	Failure Detection Isolation and Recovery
FMECA	Failure Mode Effect and Critical Analysis
FPGA	Full Programmable Gate Array
FR	Functional Requirements
Fs	Full scale
FTE	Full Time Equivalent
GPS	Global Positioning System
H/W	HardWare
ICD	Interfaces Control Document
IR	Interface Requirements
LED	light-emitting diode
Msp/s	Mega samples per second
n/a	non applicable
OR	Operational Requirements
OS	Operating System
PAO	Pierre Auger Observatory
PBS	Product Breakdown Structure
PCB	Printed Circuit Board
PMT	PhotoMultiplier Tube
PR	Physical Requirements
QMP	Quality Management Plan
QR	Quality Requirements
RD	Reference Document
RDA	Research and Development Array (Auger North)
RF	Radio Frequency
RID	Review Item Discrepancy
SD	Surface Detector
SDE	Surface Detector Electronics
SDEU	Surface Detector Electronics Upgrade
SPMT	Small PMT
SR	Support Requirements
S/W	SoftWare
TBC	To Be Confirmed
TBD	To Be Defined
TBW	To Be Written
UB	Unified Board
UC	Upgrade Committee
USB	Universal Serial Bus
UUB	Upgraded Unified Board
UHE	Ultra High Energy
UHECR	Ultra High Energy Cosmic Ray
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit
VM	Verification Matrix
WBS	Work Breakdown Structure
WP	Work Package



<b>WP10</b>	<b>LPSC</b>	<b>14C</b>
07/01/15	4/13	

### DOCUMENT CHANGE RECORD

<b>Issue</b>	<b>Revision</b>	<b>Issue Date</b>	<b>Changes Approved by</b>	<b>Modified Pages Numbers, Change Explanations and Status</b>
14	A	17/12/14	P. Stassi	First Issue
14	B	18/12/14	P. Stassi	Minor corrections
14	C	07/01/15	P. Stassi	Completion



WP10	LPSC	14C
07/01/15		5/13

## 1. INTRODUCTION AND REVIEW OBJECTIVES

This Critical Design Review (CDR) is a technical review on the SDEU hardware prototype design that aims to:

- Determine if the H/W design of the SDEU prototype has been done following the Development plan (RD1)
- Determine that the detailed H/W design satisfies the performance and engineering requirements of the development specification (RD2)
- Establish the detailed design compatibility with the existing Surface Detector system items of equipment.
- Insure that all risks or uncertainties have been identified and will be managed

This CDR ensures that the program can proceed with the construction of the SDEU Prototype and meet the performance requirements within cost, schedule and other system constraints.

This CDR involves a review of design documentation to ensure the design documents are consistent.

### ***1.1 Applicable Documents***

- AD1 Pierre Auger Observatory Quality Assurance Plan, October 2000, V1
- AD2 PAO SDE Quality Management Plan, SDE\_QMP Rev 2002-04

### ***1.2 Reference Documents***

- RD1 SDEU Development Plan, *WP10LPSC02\_SDEU\_Dev\_Plan*.
- RD2 SDEU technical specification document, *WP10LPSC03\_SDEU\_Specification*.



WP10	LPSC	14C
07/01/15		6/13

## 2. REVIEW DOCUMENTATION

The following table indicates the general data package provided to the CDR review board:

Designation	Reference	Revision
<b>Section 01: Development Plan</b>		
SDEU Development Plan	WP10LPSC02	I
<b>Section 02: H/W Specifications</b>		
SDEU Specifications	WP10LPSC03	G
<b>Section 03: S/W Specifications</b>		
SDEU OBSW Specification	WP6LPSC13	A
<b>Section 04: Project Risks Analysis</b>		
SDEU project Risks Analysis	WP10LPSC06	B
<b>Section 05: FMECA - FDIR</b>		
SDEU FMECA-FDIR	WP10LPSC10	B
<b>Section 06: Tests Plan</b>		
SDEU AIT-AIV Plan	WP10LPSC11	C
<b>Section 07: ICD</b>		
SDEU Electrical Interfaces Control Document	WP10LPSC05	D
SDEU Detectors Interfaces Control Document	WP10LPSC07	F
<b>Section 08: WBS Cost estimate</b>		
SDEU WBS	WP10LPSC08	J
<b>Section 09: Schedule</b>		
SDEU Project General Schedule	WP10LPSC04	J

*Table 2a – Review data package for the CDR*

Furthermore, each **WP** team involved in the H/W design (RD1 or see below) provides a technical design document containing:

- Specific requirements (if any)
- Design concept and solution selected
- Design implementation, schematics
- Prototype test board design
- Test report and results on prototype
- Design Status
- Presentation viewgraphs

#	Names
WP1	Analog PMTs signal processing
WP3	Time Tagging development
WP4	Slow Control development
WP5	UUB H/W Design & Integration
WP7	Calibration & Control tools development

*Table 2b – WP involved in the H/W design*



WP10	LPSC	14C
07/01/15		7/13

### 3. REVIEW ORGANIZATION

#### 3.1 Events Schedule:

The review milestones are:

1. Sending the documents to the Review Board Members:  
**January 19<sup>th</sup> 2015**
2. Preparation of the meeting (teleconf): **TBD**
3. Sending to the project management the presentation package (viewgraphs, etc.):  
**26<sup>th</sup> January 2015**
4. Recommendations of the Review Board to the project management:  
**February 20<sup>th</sup> 2015.**


#### 3.2 Review Agenda:

**Wednesday 4 February 2015**

##### 9:30 – 16:00 SDEU CDR

- 9:30-10:00 Development plan – Project organization
- 10:00-10:30 Design Specifications
- 10:30-11:00 *coffee break*
- 11:00-13:00 Design Implementation
  - 11:00-11:30 WP5 Unified Board
  - 11:30-12:00 WP1 Analog PMT signal processing
  - 12:00 12:20 :WP3 Time Tagging
  - 12:20-12:40 WP4 Slow Control
  - 12:40-13:00 WP7 Calibration tools
- 13:00-14:00 *Lunch*
- 14:00-14:20 Interfaces
- 14:20 14:40 Technical risks, FMECA-FDIR
- 14:40-15:00 AIT-AIV Plan
- 15:00-15:30 Small PMT Design
- 15:30-16:00 Cost and Schedule
- 16:00-16:30 *coffee break*

Location: The CDR will be held at the IPNO, Orsay, France.



<b>WP10</b>	<b>LPSC</b>	<b>14C</b>
07/01/15		8/13

## 4 ATTENDEES FOR THE CDR

### 4.1 Review board:

<i>Name / Affiliation</i>	
Stéphane COLONGES / APC Paris	Chairman
Dominique BRETON / LAL Orsay	Electronic
Alexander MENSHIKOV / KIT Karlsruhe	Electronic


### 4.2 SDEU representatives:

<i>Name / Affiliation</i>	
Tiina SUOMIJARVI / IPNO	Project leader (WP10)
Patrick STASSI / LPSC	System engineer (WP10)
Giovanni MARSELLA / INFN Lecce	WP1 representative
Corbin COVAULT / CWU	WP3 representative
Karl-Heinz BECKER / WPU	WP4 representative
Eric LAGORIO / LPSC	WP5 representative
Luca LATRONICO / INFN Torino	WP7 representative

### 4.3 PAO representative:

<i>Name / Affiliation</i>	
Jonny KLEINFELLER / KIT Karlsruhe (TBC)	
TBD	






WP10	LPSC	14C
07/01/15		9/13

## 5 ANNEX


### 5.1 Review Item Discrepancy (RID):

See at the following page the Review Item Discrepancy template which can be used by the panel board during the review.



WP10	LPSC	14C
07/01/15		10/13


<b>Pierre Auger Observatory Upgrade Reviews</b>		<b>SDEU CDR</b>
<b>REVIEW ITEM DISCREPANCY</b>		
ORIGINATOR name.	Date	RID N°: RID-
RID TITLE:		
AREA :		
Document title / N°-Ref / chapter / page:		
DISCREPANCY:		
INITIATOR RECOMMENDED SOLUTION:		
PANEL RECOMMENDATION :		
Project Signature : Date:	Chairman Signature: Date:	



WP10	LPSC	14C
07/01/15		11/13

### ***5.2 Design Review Checklist (DRC):***

See at the following pages the Design Review Checklist template which can be used to help the panel board during the review.




WP10	LPSC	14C
07/01/15		12/13

## Design Review Checklist

**Checklist Description:** This checklist captures common elements that should be present in any design. It is presented during the Design Review process to stimulate thought, guide brainstorming, and to ensure the design being outlined contains all proper design considerations. As the project architecture, system, and application design is being reviewed, assess the design considerations that apply to your subject matter expertise and business/technical needs.

<b>Project Name:</b>		<b>Review Date:</b>
<b>Assessment and Recommendations:</b> <input type="checkbox"/> Approved without revision <input type="checkbox"/> Approved with revisions (see Notes) <input type="checkbox"/> Not approved		<b>Notes:</b>
<b>Reviewer:</b>		<b>Signature:</b>
<b>Artifacts Reviewed:</b> <input type="checkbox"/> Technical Design Specification <input type="checkbox"/> Implementation Plan		<input type="checkbox"/> Conceptual Architecture Review Checklist <input type="checkbox"/> Requirements Traceability Matrix <input type="checkbox"/> Other:
General Design		Comments
<input type="checkbox"/>	Does the design support both product and project goals?	
<input type="checkbox"/>	Is the design feasible from a technology, cost, and schedule standpoint?	
<input type="checkbox"/>	Have known design risks been identified, analyzed, and planned for or mitigated?	
<input type="checkbox"/>	Are the methodologies, notations, etc. used to create and capture the design appropriate?	
<input type="checkbox"/>	If possible, were proven past designs reused?	
<input type="checkbox"/>	Does the design support proceeding to the next development step?	
Design Considerations		Comments
<input type="checkbox"/>	Does the design have conceptual integrity (i.e., does the whole design tie together)?	
<input type="checkbox"/>	Can the design be implemented within technology and environmental constraints?	
<input type="checkbox"/>	Does the design use standard techniques and avoid exotic, hard-to-understand elements?	
<input type="checkbox"/>	Is the design unjustifiably complex?	
<input type="checkbox"/>	Is the design lean (i.e., are all of its parts strictly necessary)?	
<input type="checkbox"/>	Does the design create reusable components if appropriate?	
<input type="checkbox"/>	Does the design allow for scalability?	
<input type="checkbox"/>	Are all time-critical functions identified, and timing criteria specified for them?	
<input type="checkbox"/>	Are the hardware environment completely defined, including engineering change levels and constraints?	
<input type="checkbox"/>	Are the pre-requisite and co-requisite software and firmware clearly identified, including release levels and constraints?	



<b>WP10</b>	<b>LPSC</b>	<b>14C</b>
07/01/15		13/13

<b>Requirements Traceability</b>		<b>Comments</b>
<input type="checkbox"/>	Does the design address all issues from the requirements?	
<input type="checkbox"/>	Does the design add features or functionality, which was not specified by the requirements (i.e., are all parts of the design traceable back to requirements)?	
<input type="checkbox"/>	If appropriate, has requirements coverage been documented with a completed requirements traceability matrix?	
<input type="checkbox"/>	Are all of the assumptions, constraints, design decisions, and dependencies documented?	
<input type="checkbox"/>	Have all reasonable alternative designs been considered, including not automating some processes in software?	
<input type="checkbox"/>	Have all goals, tradeoffs, and decisions been described?	
<input type="checkbox"/>	Have all interfacing systems been identified?	
<input type="checkbox"/>	Are the error recovery and backup requirements completely defined?	
<input type="checkbox"/>	Have the infrastructure e.g. backup, recovery, checkpoints been addressed?	
<b>Consistency</b>		<b>Comments</b>
<input type="checkbox"/>	Does the design adequately address issues that were identified and deferred at previous upstream levels?	
<input type="checkbox"/>	Is the design consistent with related artifacts (i.e., other modules, designs, etc.)?	
<input type="checkbox"/>	Is the design consistent with the development and operating environments?	
<b>Performance Reliability</b>		<b>Comments</b>
<input type="checkbox"/>	Are all performance attributes, assumptions, and constraints clearly defined?	
<input type="checkbox"/>	If appropriate, are there justifications for design performance (i.e., prototyping critical areas or reusing an existing design proven in the same context)?	
<b>Capacity Planning</b>		<b>Comments</b>
<input type="checkbox"/>	Does the design improve productivity?	
<input type="checkbox"/>	Is scalability development into the plan and is maintainable?	
<input type="checkbox"/>	Is Total Cost of Ownership (TCO) controlled or reduced?	
<b>Maintainability</b>		<b>Comments</b>
<input type="checkbox"/>	Does the design allow for ease of maintenance?	
<input type="checkbox"/>	If reusable parts of other designs are being used, has their effect on design and integration been stated?	
<b>Compliance</b>		<b>Comments</b>
<input type="checkbox"/>	Does the design follow all standards necessary for the system? (i.e., date standards)	
<input type="checkbox"/>	Have legal/regulatory requirements been assessed and accounted for?	