



TOP Auger UUB electronic board schematic
 E. Lagorio & J. Bouvier
 17/03/2015
 Vers.: 1.12
 eric.lagorio@lpsc.in2p3.fr

Not regulated & limited voltage
 regulated & limited voltage
 regulated & limited voltage

- Ethernet 10/100/1000 Mb/s
- SMD RJ45 connector (integrated magnetics) & USB 2.0: BEL COMPONENTS 0821-1X1T-32-F
- USB 2.0 (100 mA max.)
- "Sys" FPGA Terminal USB 2.0 (device mode) HARWIN M701-370442
- FPGA "Sys" Hardware RESET (front panel) ALPS SKRTLAE010
- Radio (Female D-SUB 9)
- Duplex D-Sub/HD D-sub connector: E-TEC SDD-9H15-4-95-FNJ
- TANK (Female HD-SUB 15)
- PMT 1 Controller
- Duplex HD D-Sub connector: E-TEC SDD-H15H15-4-95-FNJ
- PMT 2 Controller
- PMT 3 Controller
- Duplex HD D-Sub connector: E-TEC SDD-H15H15-4-95-FNJ
- PMT 4 Controller
- PMT 5 Controller
- HD D-Sub connector: HARTING 09 56 100 4701 (Body only)
- PMT 6 Controller
- HD D-Sub connector: HARTING 09 56 100 4701 (Body only)
- Slow-Control RESET (front panel) ALPS SKRTLAE010
- 2x LED controller outputs
- "SI-Ctl" Slow-Control Terminal USB 2.0 (device mode) HARWIN M701-370442
- GPS Antenna
- Trigger OUT (TTL)
- Trigger IN (TTL)

