

Pierre Auger Observatory

Surface Detector Electronics Upgrade Critical Design Review Panel Report

Abstract:

This document is the review board recommendation next to the Critical Design Review for the H/W design of the SDEU, held the 4th of February 2015.

<i>Document written by:</i> S.Colonges (APC – Paris) - Review Board chairman		Agreed by: KIT Karlsruhe and Dom Review board members	Alexander MENSHIKOV / ninique BRETON / LAL Orsay –
Date: February 04, 2015		Date:	February 04, 2015
Local Reference:	ATRIUM-4387	Project Reference:	WP10APC01E



Table of Content

1. Acknowledgements	5
2. Panel evaluation	
3. Panel recommendation	
4. ITEMS recommendation	
4.1 Summary item discrepancy table	7
4.2 Review Item Discrepancy (RID):	
5 Audit	
5.1 FIDES Audit checklist	
5.2 Design Review Checklists (DRC):	



ACRONYMS

AD	Applicable Document
ADC	Analog to Digital Converter
AIT	Assembly, Integration and Tests
AIV	Assembly, Integration and Verification
BGA	Ball Grid Array
CAD	Computer Aided Design
CDR	Critical Design Review
CPU	Central Processing Unit
CR	Configurational Requirement
DAC	Digital to Analog Converter
DC	Direct Current
DRC	Design Review Checklist
ER	Environmental Requirement
FDIR	Failure Detection Isolation and Recovery
FIDES	not an acronym, Latin word for "Trust"
	Failure Mode Effect and Critical Analysis
FPGA	Full Programmable Gate Array
FR	Functional Requirements
Fs	Full scale
FTE	Full Time Equivalent
F/W	FirmWare
GPS	Global Positioning System
H/W	HardWare
ICD	Interfaces Control Document
IR	Interface Requirements
LED	light-emitting diode
Msp/s	Mega samples per second
n/a	non applicable
OR	Operational Requirements
OS	Operating System
PAO	Pierre Auger Observatory
PBS	Product Breakdown Structure
PCB	Printed Circuit Board
PMT	PhotoMultiplier Tube
PR	Physical Requirements
QMP	Quality Management Plan
QR	Quality Requirements
RD	Reference Document
	Research and Development Array (Auger North)
RDA RF	
	Radio Frequency
RID	Review Item Discrepancy
SD	Surface Detector
SDE	Surface Detector Electronics
SDEU	Surface Detector Electronics Upgrade
SPMT	Small PMT
SR	Support Requirements
S/W	SoftWare
TBC	To Be Confirmed
TBD	To Be Defined
TBW	To Be Written
UB	Unified Board
UC	Upgrade Committee
USB	Universal Serial Bus
UUB	Upgraded Unified Board
UHE	Ultra High Energy
UHECR	Ultra High Energy Cosmic Ray
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit
VM	Verification Matrix
WBS	Work Breakdown Structure
WP	Work Package



DOCUMENT CHANGE RECORD

Issue	Revision	Issue Date	Changes Approved by	Modified Pages Numbers, Change Explanations and Status
0.1				
01	А	4/02/15	S.Colonges	First Issue
01	В	13/02/15	A.Menshikov	
01	С	17/02/2015	D.Breton	
01	D	24/02/2015	S.Colonges	
01	Е	24/02/2015	P. Stassi	Minors form corrections



1. ACKNOWLEDGEMENTS

The review board members congratulate the SDE Upgrade team for the work accomplished in preparation of this CDR. All the documents have been sent before the review according to the planning, allowing time for the panel to read them. It was a real pleasure to analyze all this information.

Special thanks to Patrick STASSI for his really huge work to prepare the data-package documents.

Many thanks to Tiina SÜOMIJARVI and Jim BEATTY, for the management of the SDEU electronic tasks.

The committee agreed to say, exhaustive specifications have been written. All work packages are almost complete.



2. PANEL EVALUATION

Specifications:

- The requirements have been exhaustively listed.

- Auger South and North experience (REX) is taken into account. Design team has audited Malargue Local Staff in order to identify all the failure causes occurred in the field.

-Work Packages have been correctly defined.

-Risks have been correctly identified.

Design:

-The FMECA and the reliability analysis have been initiated. Most critical functions and items are identified.

-All the work packages are on a good way to be completed.

-The most crucial work package is related to the Front End Electronics, due to the high level of the requirements. Multiple tradeoffs have been identified. Simulations have been performed. Test on prototypes boards should be completed. Conformity to requirements should be checked.

3. PANEL RECOMMENDATION

The team approves this critical design review.

The panel recommends manufacturing the first prototypes.

The UUB prototype is necessary to complete the design verification.



4. ITEMS RECOMMENDATION

4.1 Summary item discrepancy table

In the following table, a summary of RID is given with related priority

RID N°	WP	Priority	Short description / Comment	
CDR-B-20150204-41	10	Low	Update AD1 and AD2	
CDR-B-20150204-32	10	Low	Plan resources for trigger development year 4	
CDR-B-20150204-06	10	Medium	Radio alternatives?	
CDR-B-20150204-08	7	Low	Additional LED control output for plastic scintillators?	
CDR-B-20150204-14	10	Low	Basic requirements documentation	
CDR-B-20150204-16	10	Low	Decommissioning plan	
CDR-B-20150204-27	10	Medium	Complete software specifications	
CDR-B-20150204-01	10	Medium	Customs	
CDR-B-20150204-09	10	Low	SDE-Co rent	
CDR-B-20150204-10	10	Medium	Funding and currency conversion	
CDR-B-20150204-15	10	Low	Risks organization and severity	
CDR-B-20150204-04	10	High	Production split reliability impact	
CDR-B-20150204-28	10	High	UUB: Derating analysis and flash mirror	
			Older components connected with UUB (solar panels, PMT,	
CDR-B-20150204-30	10	High	radio, sunsaver, TPCB)	
CDR-B-20150204-39	10	Low	Reliability evaluation	
CDR-B-20150204-40	10	Medium	Tests – electrical verifications and ESD	
CDR-B-20150204-17	10	High	ICD: Power budget – Acronyms – connectors names	
CDR-EB-20150204-06	5	High	Level translator skew violate data skew requirements	
CDR-B-20150204-37	10	Low	No planning alternatives – WP technical reports header and	
			version	
CDR-B-20150204-11	1 S	Medium	CAEN HV module information (reliability data, schematic)	
CDR-B-20150204-12	1	Medium	Check requirements conformity	
CDR-B-20150204-19	1	Medium	60 MHz filter	
CDR-B-20150204-13	1			
CDR-B-20150204-20	1	High	Front End amplifier chain	
CDR-B-20150204-31	1	Medium	Front End Layout	
CDR-B-20150204-21	5	High	ADC clock jitter	
CDR-B-20150204-22	1	High	ADC external reference voltage	
CDR-B-20150204-23	1	High	Front End simulation	
CDR-B-20150204-24	1	Medium	Offset voltage drivers	
CDR-B-20150204-25	5	Medium	FPGA LVDS I/O – I/O bank supply	
CDR-B-20150204-33	1	Medium	Front End design choice and justification	
CDR-EB-20150204-01	1	High	High gain noise level	
CDR-EB-20150204-03	1	High	Front End – High gain amplifier behavior	
CDR-EB-20150204-05	5	Medium	ADC clock	
CDR-B-20150204-29	3	Low	Time tagging architecture not reported	
CDR-B-20150204-34	3	Medium	GPS tests	
CDR-B-20150204-26	4	Low	Slow control OFFSET	
CDR-B-20150204-38	4	Low	Slow control maximum allowed input	
CDR-B-20150204-02	5	Medium	UUB bill of material	
CDR-B-20150204-03	5	Medium	UUB schematic and power protection	
CDR-B-20150204-35	5	Medium	UUB ground schematic, lightning protection and ESD protection	
CDR-B-20150204-06	5	Medium		
CDR-B-20150204-07	5	Mealum	UUB FPGA	
CDR-B-20150204-18	5	High	UUB Power supply	
CDR-B-20150204-36	5	Low	UUB PCB – layers identification	
CDR-EB-20150204-02	5	Medium	Quad SPI flash reset behavior	
CDR-EB-20150204-04	5	Medium	ADC clock and crosstalk	



4.2 Review Item Discrepancy (RID):

VP10: Development Plan Pierre Auger Observatory Upgrade Review REVIEW ITEM DISCRE		SDEU CDR
ORIGINATOR name. COLONGES	RID N°: RID- CDR-B- 20150204-41	
RID TITLE: Applicable document update		-
AREA : Quality assurance – WP10		
Document title / Nº-Ref / chapter / page: AD	1 and AD2	
DISCREPANCY:		
AD1 Pierre Auger Observatory (AD2 PAO SDE Quality Manage not updated since 2000 and 2002 an	ment Plan, SDE_QMP	Rev 2002-04
INITIATOR RECOMMENDED SOLUTION	N:	
PANEL RECOMMENDATION: AD1 and AD2 must be updated (Quality is a	continuous improveme	ent).
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	blonges



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR
ORIGINATOR name. COLONGES	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-32
RID TITLE: Trigger development – WP2		_
AREA : Development plan – WP10		
Document title / Nº-Ref / chapter / page: De	evelopment plan - WP1	0LPSC02J
DISCREPANCY:		
No resources planned for the trigger develop	pment for year 4	
INITIATOR RECOMMENDED SOLUTIO	DN:	
PANEL RECOMMENDATION :		
Trigger is generally in continuous improvement. We the firmware updates	recommend to plan resourc	es for year 4 in order to work on
Project Signature: System engineer: P. Stassi	Chairman Signature: S. C	Colonges
Date: 06/02/2015	Date: 04/02/2015	



WP10: H/W Specifications

VP10: H/W Specificatio Pierre Auger Observ REVIEV			SDEU CDR
ORIGINATOR name.	COLONGES	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-06
RID TITLE: Radio alterna	ative		
AREA : H/W Specifie	cation – WP10		
Document title / N°-R	ef / chapter / page:		
DISCREPANCY:			
-Old radio design: lov (Note: new radio fron -No radio alternative		anufactured in the Neth	erland)
INITIATOR RECOM	IMENDED SOLUTI	ON:	
PANEL RECOMME	ND A TION.		
PANEL RECOMME. Propose an Ethernet powe		specially for infill region)	
Project Signature: Syste			



	vatory Upgrade Revie W ITEM DISCR		SDEU CDR
ORIGINATOR name.	Matthias KLEIFGES I	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-14
RID TITLE: basics requir	rements justification		
AREA: H/W Specific	cation – WP10		
Document title / Nº-R	Ref / chapter / page:		
DISCREPANCY:			
-Basics requirements	(120 MHz) not enough	n documented or ex	plained
INITIATOR RECOM	IMENDED SOLUTIO	N:	
PANEL RECOMME			
Basics requirements (120	MHz signal sampling etc	.) to justify by simulati	ion of physics performance
Project Signature: Syste Date: 06/02/	em engineer: P. Stassi /2015	Chairman Signature: Date: 04/02/2015	: S. Colonges



Pierre Auger Observator REVIEW I	ry Upgrade Revi ГЕМ DISCR		SDEU CDR
ORIGINATOR name.	COLONGES	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-16
RID TITLE: Decommissioning	(_
AREA: H/W Specification	n – WP10		
Document title / Nº-Ref /	chapter / page:		
DISCREPANCY:			
-Decommissioning plan n UB for other projects R&I -Throw old UB is not allo	D, test tank, exten	sion	ics. Some plans are to use
INITIATOR RECOMME	NDED SOLUTIC)N:	
PANEL RECOMMENDA Write a decommissioning plan		imilar plan for future UUB	
Project Signature: System en Date: 06/02/2015	gineer: P. Stassi	Chairman Signature: S. C Date: 04/02/2015	Colonges



WP10: S/W Specifications

Pierre Auger Observatory Upgrade Rev REVIEW ITEM DISCR		SDEU CDR
ORIGINATOR name. COLONGES I	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-27
RID TITLE: S/W specification		
AREA: SW specification – WP10 - WP6		
Document title / Nº-Ref / chapter / page: O	DBSW specification /W	/P6LPS013A
DISCREPANCY:		
-Software specification not complete		
INITIATOR RECOMMENDED SOLUTION	ON	
PANEL RECOMMENDATION:		
Workgroup with software team to complete the spe software and Auger North software	ecification. Use the return of	of experience of actual OS9000
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S Date: 04/02/2015	. Colonges



WP10: Project Risks Analysis

Pierre Auger Observa REVIEV	atory Upgrade Revi V ITEM DISCR		SDEU CDR
ORIGINATOR name.	COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-01
RID TITLE: Customs			-
AREA: Risk analysis -	- WP10		
Document title / N°-Re Project Risk Analysis / WP			
DISCREPANCY:			
-Customs and transport risk	k under estimated: risk of	f procedure change, new taxes	, and delay
INITIATOR RECOM	MENDED SOLUTIO	DN:	
PANEL RECOMMEN - Establish a formal agreem		vernment / customs	
Project Signature: System Date: 06/02/2	n engineer: P. Stassi 2015	Chairman Signature: S. Co Date: 04/02/2015	blonges



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR	SDEU CDR	
ORIGINATOR name. COLONGES	Date : 04/02/2015	RID Nº: RID-CDR-B- 20150204-09
RID TITLE: SDE-Co		
AREA: Risk analysis – WP10		
Document title / N°-Ref / chapter / page: Project Risk Analysis / WP10LPSC06C		
DISCREPANCY:		
-Risk with long term SDE-Co building rent (depend	on the owner)	
INITIATOR RECOMMENDED SOLUTIO	N	
PANEL RECOMMENDATION:		
- Buy the SDE-Co or establish a long term renting co	ontract	
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	longes



Pierre Auger Observatory Upgrade R REVIEW ITEM DISC	SDEU CDR	
ORIGINATOR name. COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-10
RID TITLE: funding		
AREA: Risk analysis – WP10		
Document title / N°-Ref / chapter / page: Project Risk Analysis / WP10LPSC06C		
DISCREPANCY:		
-Under evaluation of the risk funding (agencies f -Margin when price are converted from Euros to		
INITIATOR RECOMMENDED SOLU	TION:	
PANEL RECOMMENDATION:		
 Add a 30% margin when money conver (not specific SDE problem, may be mit Give a planning for longer path funding Memorandum Of Understanding 	igated by US money)	
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	blonges



Pierre Auger Observatory Upgrade Revi REVIEW ITEM DISCR		SDEU CDR
ORIGINATOR name. COLONGES	Date : 04/02/2015	RID Nº: RID-CDR-B- 20150204-15
RID TITLE: Risk organization		
AREA: Risk analysis – WP10		
Document title / Nº-Ref / chapter / page: Project Risk Analysis / WP10LPSC06C		
DISCREPANCY:		
-Risk are not organized into classes as described in 1 -Severity don't take into account detectability level	1.2.2	
INITIATOR RECOMMENDED SOLUTIO Severity = criticality*occurrence*detectabil		
PANEL RECOMMENDATION:		
- Organize risks		
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	olonges



WP10: FMECA - FDIR

Pierre Auger Observa REVIEW	atory Upgrade Revi / ITEM DISCR		SDEU CDR
ORIGINATOR name.	COLONGES	Date : 04/02/2015	RID Nº: RID-CDR-B- 20150204-04
RID TITLE: Split production	on		
AREA: Reliability – W	/P10		
Document title / N°-Re	f / chapter / page:		
DISCREPANCY:			
		on sites / country, will ha	we high impact on d will impact the planning
INITIATOR RECOM	MENDED SOLUTIO	ON:	
PANEL RECOMMEN	DATION:		
-Layout must be the same f		rformed on a single site in ard	lar to dataat non conformities
		rformed on a single site in ord g tests must be the same for a	
	batches \rightarrow allows corre	ecting non-conformities. Wait n (Even if batches produced in	the delivery and inspection of a different site).
Project Signature: Syster Date: 06/02/2	n engineer: P. Stassi 015	Chairman Signature: S. Co Date: 04/02/2015	blonges



Pierre Auger Observa REVIEW	SDEU CDR		
ORIGINATOR name.	COLONGES	Date : 04/02/2015	RID Nº: RID-CDR-B- 20150204-28
RID TITLE: UUB - Deratin	g analysis – Software coi	rruption	
AREA: Reliability – W	P10		
Document title / Nº-Ret	f / chapter / page:		
DISCREPANCY:			
-Components rating hav -Protection against soft Linux in case of boot en	ware corruption not o		ting a recovery image of
INITIATOR RECOMM	AENDED SOLUTIO	N	
 PANEL RECOMMENDATION: Perform derating analysis How software corruption is detected. How to switch to mirrored flash memory? 			
	-		
Project Signature: System Date: 06/02/20	n engineer: P. Stassi)15	Chairman Signature: S. Co Date: 04/02/2015	longes



Pierre Auger Observa REVIEW	SDEU CDR		
ORIGINATOR name.	COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-30
RID TITLE: Other compon	ents reliability		-
AREA: Reliability – W	'P10		
Document title / N°-Re	f / chapter / page:		
DISCREPANCY:			
UUB will be connected more than 10 years after		ent, designed for 20 year	s. All of them will have
INITIATOR RECOMM	MENDED SOLUTIO	N:	
PANEL RECOMMEN	DATION		
		ponents (solar panel, TPCB, r	radio, PMT, sun saver) must
Project Signature: System Date: 06/02/2	n engineer: P. Stassi 015	Chairman Signature: S. Co Date: 04/02/2015	olonges



Pierre Auger Observatory Upgrade Re REVIEW ITEM DISC		SDEU CDR		
ORIGINATOR name. COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-39		
RID TITLE: MTTF evaluation				
AREA: Reliability – WP10				
Document title / Nº-Ref / chapter / page:	FDIR Document – WP10L	PSC10C		
DISCREPANCY: -Environmental constraints taken for the analysis not given in the report: Ambient temperature, temperature cycling, humidity, salt -Are all the reliability data come from MIL-HDBK-217F -The MIL-HDBK-217F is obsolete (not updated since 20 years) -Passives are not included in the criticality analysis -Impact of interfaces, ESD protections, derating values? -Unit for Item criticality (CR)? When a Cr value becomes critical? (table?) -FPGA FIT: related power consumption? Related fill factor? INITIATOR RECOMMENDED SOLUTION:				
 PANEL RECOMMENDATION: Add the passives + quartz + connectors Gives a global MTTF number Gives environmental constraints Use more recent reliability handbook if possible. Indicates when values come from manufacturer 				
Project Signature: System engineer: P. Stassi Date: 06/02/2015				



WP10: Tests Plan

Pierre Auger Observa REVIEW	SDEU CDR			
ORIGINATOR name.	COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-40	
RID TITLE: Tests – electric	al verifications			
AREA: Tests – WP10				
Document title / Nº-Ret	f / chapter / page: AI	T/AIV plan – WP10LPS	SC11D	
DISCREPANCY:				
	e aware that you have	e the same copy/paste in bit confused to paste thi		
INITIATOR RECOMM	IENDED SOLUTIO	N:		
 PANEL RECOMMENDATION: Describes the facility used in order to perform the ESD test In future design justification document, add the verification matrix with the additional column "validated" (Yes/No) 				
Project Signature: System Date: 06/02/20	n engineer: P. Stassi)15	Chairman Signature: S. Co Date: 04/02/2015	longes	



WP10: ICD

Pierre Auger Observa REVIEW	tory Upgrade Rev ITEM DISCE		SDEU CDR
ORIGINATOR name.	COLONGES E	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-17
RID TITLE: Interface Contr	ol Document		
AREA: ICD – WP10			
Document title / Nº-Ret	f/ chapter / page:		
the power consumption anal -Some acronyms are not exp	ysis plained (example: ASC conit Vs PMTIMonit, P	II) or different acronyms	omponents have not been included in are used to describe the same item onit), names risk of confusion ("case"
INITIATOR RECOMM -Measure the mean total cor consumption. Try to reduce -List all acronyms. Avoid m -Change names for J25 and -Choose gold finished conne	sumption including pa the consumption in ord ultiple acronyms for sa J26 connectors	ssives and finalized firmy	ware. Compare with old UB mean
PANEL RECOMMEN	DATION:		
Project Signature: System Date: 06/02/20	engineer: P. Stassi 115	Chairman Signature: Date: 04/02/2015	S. Colonges



WP10: WBS Cost estimate: Remarks included in WP10: Risks analysis WP10: Schedule

WP10: Schedule Pierre Auger Observatory Upgrade Reviews REVIEW ITEM DISCREPANCY	SDEU CDR
ORIGINATOR name. Stéphane COLONGES Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-37
RID TITLE: Planning scenarios	_
AREA: Planning – WP10	
Document title / N°-Ref / chapter / page: Schedule	
DISCREPANCY:	
-No alternative shown -No header and version on the document (some remark for costs and for WP tech	nnical reports)
NUTLATOD DECOMMENDED SOLUTION.	
INITIATOR RECOMMENDED SOLUTION:	
PANEL RECOMMENDATION :	
-Propose an alternative scenario in order to take into account possible funding de -Add a header + version to the document	lay
Project Signature:System engineer:P. StassiChairman Signature:S. CDate:06/02/2015Date:04/02/2015	olonges



WP1: Analog PMT signal Pierre Auger Observa REVIEW				SDEU CDR
ORIGINATOR name.	S Colonges	Date	04/02/2015	RID Nº: RID-B- 20150204-11
RID TITLE: Small PMT				
AREA: Signal detection	n WP1-SPMT			
Document title / N°-Re	f / chapter / page:			
DISCREPANCY: -No schematic and reliabilit -No ESS strategy described -No information about base	for the HV module			Synergy with scintillators?
INITIATOR RECOMN	/IENDED SOLUTI	ION:		
PANEL RECOMMEN Ask information to CAEN. Check if single supply with	Ask for ESS for HV m		nation about I	PMT base in the documentation.
Project Signature: System Date: 06/02/20	n engineer: P. Stassi 015	Chairman Si Date: 04/02/2	gnature: S. Co 2015	longes



Pierre Auger Observa REVIEW	tory Upgrade Re ITEM DISC		Y	SDEU CDR	
ORIGINATOR name.	S Colonges	Date	04/02/2015	RID Nº: RID-B- 20150204-12	
RID TITLE: Front end perfo	ormances				
AREA : Front End – W	P1				
Document title / Nº-Ret	f / chapter / page:				
DISCREPANCY: -Specification conformity is	DISCREPANCY: -Specification conformity is not demonstrated and checked				
INITIATOR RECOMM	IENDED SOLUT	ION:			
PANEL RECOMMENT Write a summary verificatio Write a Verification, Qualifi	n matrix to compare t		tions.		
Project Signature: System Date: 06/02/20	engineer: P. Stassi 015	Chairmar Date: 04/	n Signature: S. Co 02/2015	blonges	



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR		
ORIGINATOR name. D Breton	Date 04/02/201	5 RID Nº: RID-B- 20150204-19		
RID TITLE: 60 MHz filter				
AREA: Front End – WP1				
Document title / N°-Ref / chapter / page:				
DISCREPANCY: -Low values of components may induce var INITIATOR RECOMMENDED SOLUTIO		aracteristics.		
-Study the effect of low values components? Check the influence of potential parasitic capacitors or inductances. Determine if this effect is noticeable -Evaluate the interferences between magnetic field of neighbor inductances -Measure cross-talk between neighbor channels.				
PANEL RECOMMENDATION :				
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Date: 04/02/2015	Colonges		



Pierre Auger O	bservator	y Upgrade Re	eviews		
0		TEM DISC		Y	SDEU CDR
ORIGINATOR nam	ne.	D Breton	Date	04/02/2015	RID N°: RID-B- 20150204-13 and 20
RID TITLE: Front F	End amplifie	r chain			
AREA: Front En	nd – WP1				
Document title /	Nº-Ref / c	hapter / page:			
DISCREPANCY	<i>I</i> :				
-No proof of hig -No real noise m	-No linearity measurement of the FE amplifier chain was shown -No proof of high gain insensitivity to high gain saturation -No real noise measurement result was shown -Many solutions presented, but no real baseline				
INITIATOD DE	COMMEN		FION.		
INITIATOR RECOMMENDED SOLUTION:					
PANEL RECOM	MENDA	TION:			
Clearly present the options with thorough noise and linearity measurement for each (not only simulation) Perform intermediate tests using prototype FE boards in order to compare solutions (best compromise). Integrate FE inside UUB after having validated the best option.					
Project Signature: Date:	System eng 06/02/2015	gineer: P. Stassi	Chairman Date: 04/0	Signature: S. Co)2/2015	longes



Pierre Auger Observatory Upgrade Revie			SDELL CDD
REVIEW ITEM DISCRI	EPANCY		SDEU CDR
ORIGINATOR name. S Colonges	Date	04/02/2015	RID Nº: RID-B- 20150204-31
RID TITLE: Front end layout			
AREA: Front End – WP1			
Document title / N°-Ref / chapter / page:			
DISCREPANCY: -No information given about front end layou -No jitter measurement -Asymmetric lines input impedance?	ut		
INITIATOR RECOMMENDED SOLUTIO	DN:		
PANEL RECOMMENDATION:			
Take care to analog/digital supply. Check the LVDS Avoid ground loops and crosstalk. Low level noise re necessary			
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Si Date: 04/02/2	gnature: S. Co 2015	longes



	vatory Upgrade Revie W ITEM DISCR		SDEU CDR
ORIGINATOR name.	Alexander Menshikov	Date 04/02/2015	RID Nº: RID-B- 20150204-22
RID TITLE: ADC extern	al reference voltage		-
AREA: Front End W	P1		
Document title / N°-F	Ref / chapter / page:		
DISCREPANCY: -External reference voltag reference voltage is not p		big drift with temperature (7	5 μV/°C). ADC external
INITIATOR RECOM	IMENDED SOLUTIO	N:	
PANEL RECOMME A single reference voltage		e actual external reference vo	oltage. Its drift is 3 μV/°C
Project Signature: Syst Date: 06/02	em engineer: P. Stassi /2015	Chairman Signature: S. Co Date: 04/02/2015	olonges



Pierre Auger Observatory Upgrade Revie		SDEU CDR			
REVIEW ITEM DISCRI	EPAINCY				
ORIGINATOR name. Alexander Menshikov	Date 04/02/2015	RID Nº: RID-B- 20150204-23			
RID TITLE: Front End simulation					
AREA : Front End – WP1					
Document title / N°-Ref / chapter / page:					
DISCREPANCY: -According to spice simulation the output noise density is $100 \text{ nV} / \sqrt{Hz}$. RMS noise at ADC input is $100nV \times \sqrt{60MHz} \approx 800\mu V$ - Front-end amplifier has a number of drawbacks (big noise, large power consumption, nonlinearity of low-gain channel during saturation of the hg channel, long recovery time from the saturation). - Antialiasing filters are made with small caps (~10p), take care about their tolerances.					
INITIATOR RECOMMENDED SOLUTION:					
PANEL RECOMMENDATION : Consider another front end scheme (for example based on OPA847 Operational amplifier). And/or use alternative scheme (Herve Lebbolo) presented in the report. It performs better in all respects. Modify filter design. Two poles can be implemented on the differential amplifier. Consider EMI susceptibility of the inductors used in the filters.					
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	longes			



	vatory Upgrade Revie V ITEM DISCRI		SDEU CDR
ORIGINATOR name.	Alexander Menshikov	Date 04/02/2015	RID Nº: RID-B- 20150204-24
RID TITLE: Offset voltage	es drivers		-
AREA : Front End – V	WP1		
Document title / Nº-Ro	ef / chapter / page:		
DISCREPANCY:			
Buffers driving OFFSET_	1 and OFFSET_2 are not a	ble to provide needed curre	nt at high frequencies.
INITIATOR RECOM	MENDED SOLUTIO	N:	
PANEL RECOMMEN ADA4891 can be used, for			



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR
ORIGINATOR name. Mathias KLEIFGES	Date 04/02/2015	RID Nº: RID-B- 20150204-33
RID TITLE: Trade off		
AREA: Front End – WP1 and WP1-SPMT		
Document title / N°-Ref / chapter / page:		
DISCREPANCY: -FE design chosen is not discussed version in last Sep -When will the decision be made between PMT cand -Price difference? -HV generation overlap with ASCII PMT? -Set? -What are the lessons learnt from Auger North SDE of	lidates	hing between.
INITIATOR RECOMMENDED SOLUTIO	N:	
PANEL RECOMMENDATION:		
Design justification to be completed		
Design justification to be completed		
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. C Date: 04/02/2015	Colonges



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR
ORIGINATOR name. Jim BEATTY Date	04/02/2015	RID Nº: RID-EB- 20150204-01
RID TITLE: High gain noise level		_
AREA: Front End – WP1		
Document title / Nº-Ref / chapter / page:		
DISCREPANCY: High gain is factor 8 in voltage above specification. dB. Latest tests looks better.	Overall noise factor is arou	nd 25 dB; Specifications implies 7
INITIATOR RECOMMENDED SOLUTIO	N:	
PANEL RECOMMENDATION:		
Need higher first stage gain with very low noise fact	or (3 dB). Consider unequa	al split to help.
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Date: 04/02/2015	Colonges



	vatory Upgrade Revi W ITEM DISCR		SDEU CDR
ORIGINATOR name.	Hervé LEBOLLO D	ate 04/02/2015	RID Nº: RID-EB- 20150204-03
RID TITLE: Amplifier be	chavior		
AREA : Front End –	WP1		
Document title / Nº-F	Ref / chapter / page:		
DISCREPANCY: Behavior of amplifier hig -Increase of input impeda -Increase of input signal	h gain channel during satu nce	ration:	
INITIATOR RECOM	IMENDED SOLUTI	ON:	
PANEL RECOMME	NDATION :		
Need a buffer before			
	em engineer: P. Stassi /2015	Chairman Signature: S. Date: 04/02/2015	Colonges



WP3: Time Tagging development

Pierre Auger Observ REVIEV	atory Upgrade Revi V ITEM DISCR		SDEU CDR
ORIGINATOR name.	Matthias Kleifges	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-29
RID TITLE: Time tagging			_
AREA : WP3			
Document title / Nº-R	ef / chapter / page:		
DISCREPANCY: -Time tagging archited	cture / functional sche	matic not presented	
INITIATOR RECOM	MENDED SOLUTIC	DN:	
PANEL RECOMMEN	NDATION:		
-Include time tagging desc	ription inside the docume	ntation	
Project Signature: Syste Date: 06/02/2	m engineer: P. Stassi 2015	Chairman Signature: S. C Date: 04/02/2015	olonges



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR	
ORIGINATOR name. Stéphane COLONGES		RID Nº: RID-CDR-B- 20150204-34	
RID TITLE: GPS			
AREA : WP3			
Document title / N°-Ref / chapter / page:			
DISCREPANCY: -The actual test from 0,5 to 35°C is not enouge specification (-20 to + 70°C) -No information about M12M long term available and the second s	ailability	Auger temperature range	
INITIATOR RECOMMENDED SOLUTIO	N:		
PANEL RECOMMENDATION: -Test GPS behavior from -20°C (cold start of a tank during winter) to +70°C -Use a chronogram to describes the temperature cycling in the technical report -Take care about PPS fanout (the fanout was a problem in Auger South). See Auger south return of experience -Check with Ilotus the receiver availability			
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	longes	



WP4: Slow Control Development

REVIEW ITEM	grade Reviews DISCREPANC	Y	SDEU CDR
ORIGINATOR name. Alexander M	Ienshikov Date	04/02/2015	RID Nº: RID-CDR-B- 20150204-26
RID TITLE: Slow control Offset			
AREA: Slow Control – WP4			
Document title / Nº-Ref / chapte	r / page:		
DISCREPANCY:			
No possibility foreseen for remote uplo	bading MSP430 SW from	Linux side.	
INITIATOR RECOMMENDED	OSOLUTION:		
INITIATOR RECOMMENDED	O SOLUTION:		
INITIATOR RECOMMENDED	O SOLUTION:		
INITIATOR RECOMMENDED	O SOLUTION:		
INITIATOR RECOMMENDED	O SOLUTION:		
INITIATOR RECOMMENDED	[:		
PANEL RECOMMENDATION	[:		
PANEL RECOMMENDATION	[:		



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCRI		SDEU CDR		
ORIGINATOR name. Alexander Menshikov	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-38		
RID TITLE: Slow control maximum allowed input				
AREA: Slow Control – WP4				
Document title / N°-Ref / chapter / page:				
DISCREPANCY:				
Multiplexer ADG608 at ADC inputs of the MSP430	can be damaged due to over	voltage		
INITIATOR RECOMMENDED SOLUTIO	N:			
DANEL DECOMMENDATION				
PANEL RECOMMENDATION:				
Evaluate risk. Consider usage of over-voltage protection components.				
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	olonges		



WP5: UUB H/W Design and Inte	egration		
Pierre Auger Observatory REVIEW ITEM DISCRE		VS	SDEU CDR
			RID Nº: RID-CDR-B- 20150204-02
RID TITLE: List of Compone	nt		
AREA: UUB – Bill of mater	rial – WP5		
Document title / N°-Ref / ch SDEU IE00 Bill of material / SDE		NL04	
DISCREPANCY:			
-Packages / cases not listed -Component batches (date C -Purchasing not tracked -Different references for san		nction/values	
INITIATOR RECOMMEN	DED SOLUTION	[:	
PANEL RECOMMENDAT -Add a column for the package ty -Check that the BOM version is c -Add columns to track date code, -Standardize the list of componen	pe in the BOM onform to the schema purchasing information	on (who, when, delivery da	ıte)
Project Signature: System engin Date: 06/02/2015		Chairman Signature: S. Co Date: 04/02/2015	longes



Pierre Auger Observ REVIEV	atory Upgrade Revie V ITEM DISCR		Y	SDEU CDR
ORIGINATOR name.	Patrick ALLISON	Date	04/02/2015	RID Nº: RID-CDR-EB- 20150204-06
RID TITLE: RGMII Interf	ace spec violation			_
AREA : ICD – WP5				
Document title / N°-R6	ef / chapter / page:			
DISCREPANCY: Lev	el translator violates	data skew	requirements	s of +/-50 ps
INITIATOR RECOM Either move to new PI requirements PANEL RECOMMEN	IY or find another lev		tion solution	which maintain skew
Project Signature: Syster Date: 06/02/2	n engineer: P. Stassi 2015	Chairma Date: 04	1 Signature: S. (02/2015	Colonges

	WP10	APC	01E
Pierre Auger Observatory studying the universe's highest energy particles	04/0	2/15	42/63

Pierre Auger Observatory REVIEW ITEM DISCRE	10	VS	SDEU CDR	
ORIGINATOR name.	COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-03	
RID TITLE: UUB Schematic				
AREA: UUB – WP5				
Document title / N°-Ref / cha WP5 Design report	ipter / page:			
DISCREPANCY:				
-Schematics IE00: missing p -LTC4664: Power protection -No state-diagram of the slow-con Power-save, Power-up battery volt mode or shutting down the board o -What is the fuse value and t	h, hysteresis is not trol system related to tage levels are not clo completely).	power management is pre		
INITIATOR RECOMMENI	DED SOLUTION	:		
PANEL RECOMMENDAT	ION [.]			
-Gives all schematics pages or change pages names -Evaluate the lowest voltages admissible in order to avoid battery damage. Explain how the hysteresis is made: auto shut down value, and automatic power on value. The power on value must be higher than shut down value in order to avoid oscillation and allow battery charge. Panel suggest 24 Volts automatic power on and 22 Volts shut down (to be confirm with batteries characteristics)				
Project Signature: System engin Date: 06/02/2015		Chairman Signature: S. Co Date: 04/02/2015	longes	

	WP10	APC	01E
Pierre Auger Observatory studying the universe's highest energy particles	04/0	2/15	43/63

Pierre Auger Observatory Upgrade Reviews REVIEW ITEM DISCREPANCY			SDEU CDR	
ORIGINATOR name.	COLONGES	Date : 04/02/2015	RID Nº: RID-CDR-B- 20150204-35	
RID TITLE: UUB Lightning a	and EMC protection			
AREA : UUB – WP5				
Document title / N°-Ref / ch WP5 Design report	apter / page:			
DISCREPANCY:				
-Not enough information about gr -Protection against lightning's (gr -Reference of ESD suppressor pro	ound schematic?). El	ectrical field @ 1 km from	a lightning?	
INITIATOR RECOMMENI	DED SOLUTION	J:		
PANEL RECOMMENDAT -Complete the technical report	ION:			
Project Signature: System engir Date: 06/02/2015	eer: P. Stassi	Chairman Signature: S. Co Date: 04/02/2015	longes	

	WP10	APC	01E
Pierre Auger Observatory studying the universe's highest energy particles	04/0	2/15	44/63

Pierre Auger Observatory REVIEW ITEM DISCRE	10	/S	SDEU CDR	
ORIGINATOR name.	COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-06 and 07	
RID TITLE: UUB FPGA				
AREA: UUB – WP5				
Document title / N°-Ref / cha WP5 Design report	pter / page:			
DISCREPANCY:				
-Missing FPGA firmware inf -Not enough free I/O Pin (98 -No information about regist -No backup storage for the Z -Is it possible to upgrade Zin	% used) er and memory F inq FW	-	ware	
INITIATOR RECOMMEND	DED SOLUTION	J:		
PANEL RECOMMENDATI				
 -Check register number and memory size needed -Evaluate if migration for biggest FPGA is necessary? -Compiler should clear crosstalk with the actual pinout -Plan a firmware design review -Size of the FPGA programming file? (Time needed to download from the CDAS?) 				
Project Signature: System engin Date: 06/02/2015		Chairman Signature: S. Co Date: 04/02/2015	longes	



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCREPANCY	ews	SDEU CDR
ORIGINATOR name . COLONGES / MENSE	RID Nº: RID-CDR-B- 20150204-18	
RID TITLE: UUB Power supply		
AREA: UUB – WP5		
Document title / N°-Ref / chapter / page: WP5 Design report		
DISCREPANCY:		
-DC-DC converters EMC, EMI, ripple and noise, act -Use of DC-DC converters for analog supplies looks		
INITIATOR RECOMMENDED SOLUTIO	DN:	
PANEL RECOMMENDATION: -Power supply: full tests must be performed (EMI, E -Implement LDO regulator for analog supply -Use screened inductors DC-DC converters -Describe power management (power sequencing)	CMC, ripple and noise, stabilit	y, accuracy)
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	longes

	WP10	APC	01E
Pierre Auger Observatory studying the universe's highest energy particles	04/0	2/15	46/63

Pierre Auger Observatory REVIEW ITEM DISCRE		ews	SDEU CDR			
ORIGINATOR name.	COLONGES	Date: 04/02/2015	RID Nº: RID-CDR-B- 20150204-36			
RID TITLE: UUB PCB						
AREA: UUB – WP5						
Document title / N°-Ref / cha WP5 Design report	apter / page:					
DISCREPANCY:						
-PCB layers identification						
INITIATOR RECOMMENI	DED SOLUTIO	N [.]				
PANEL RECOMMENDATION: -Write the layer number on each layer with a shift between each, in order to identify each layer by transparency						
	-	-				
Project Signature: System engir Date: 06/02/2015	neer: P. Stassi	Chairman Signature: S. Co Date: 04/02/2015	longes			



	vatory Upgrade Revie W ITEM DISCR		SDEU CDR
ORIGINATOR name.	Patrick ALLISON Da	ate 04/02/2015	RID Nº: RID-EB- 20150204-02
RID TITLE: Quad SPI fla	ash reset behavior		
AREA: UUB – WP5			
Document title / Nº-H	Ref / chapter / page:		
DISCREPANCY: See Xilinx design advisor	ry (ARH 57744)		
INITIATOR RECON	IMENDED SOLUTIO	N:	
PANEL RECOMME See Xilinx design advisor			
	em engineer: P. Stassi /2015	Chairman Signature: S. O Date: 04/02/2015	Colonges



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR			
ORIGINATOR name. Zbigniew Date	04/02/2015	RID Nº: RID-EB- 20150204-04			
RID TITLE: Clock generator fractional mode					
AREA: UUB – WP5					
Document title / Nº-Ref / chapter / page:					
DISCREPANCY: Clock generator is coding in fractional mode (120 M	Hz / 25 MHz). Cristal 30 or 4	40 MHz would be better			
LVDS lines terminated externally by a lot of 100 Oh	ims resistors				
INITIATOR RECOMMENDED SOLUTIO	DN:				
DANEL DECONCIENDATION					
PANEL RECOMMENDATION:					
Does the Xilinx compiler verify the crosstalk? ADC clocks outputs are set usually by the FPGA					
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	olonges			



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR			
ORIGINATOR name. Alexander Menshikov	Date 04/02/2015	RID Nº: RID-B- 20150204-21			
RID TITLE: ADC clock jitter					
AREA: Front End clock – WP5					
Document title / N°-Ref / chapter / page:					
DISCREPANCY: -ADC clock 120 MHz has big jitter (>50ps). Is too high comparing the 500fs RMS requirement jitters for 120 MHz ADC.					
INITIATOR RECOMMENDED SOLUTION:					
PANEL RECOMMENDATION:					
A jitter cleaner AD9524 could be a solution (6 differential outputs) with VCXO from ON semiconductors of type NBVSPA015 → provides a jitter <300 fs. The AD9524 needs an infrastructure for programming (internal EEPROM).					
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	olonges			



Pierre Auger Observatory Upgrade Revie REVIEW ITEM DISCR		SDEU CDR					
REVIEW HEM DISCR	EPANC Y	RID Nº: RID-B-					
ORIGINATOR name. Alexander Menshikov	Date 04/02/2015	20150204-25					
RID TITLE: ADC LVDS outputs							
AREA: Front End - WP5							
Document title / Nº-Ref / chapter / page:							
DISCREPANCY: ADC data / clock LVDS outputs are terminated with 100 Ohms resistors. Zinq allows configure its LVDS inputs with internal 100 Ohms termination resistors, which reduce amount of components and ease PCB design.							
INITIATOR RECOMMENDED SOLUTION:							
PANEL RECOMMENDATION:	PANEL RECOMMENDATION						
Consider instantiation of the termination inside Zinq.							
Consider instantation of the termination inside Eniq.							
Project Signature: System engineer: P. Stassi Date: 06/02/2015	Chairman Signature: S. Co Date: 04/02/2015	olonges					



REVIE	rvatory Upgrade Revi EW ITEM DISCR		SDEU CDR
ORIGINATOR name.	Dave NITZ Date	04/02/2015	RID Nº: RID-EB- 20150204-05
RID TITLE: ADC clock	S		
AREA: Front End C	lock – WP5		
Document title / N°-	Ref / chapter / page:		
DISCREPANCY:			
Need to verify not using	data clock from ADC work	s over whole temperatu	re / voltage surge
INITIATOR RECO	MMENDED SOLUTIO	DN:	
Use clock from ADC to	latch data		
PANEL RECOMMI	ENDATION:		
PANEL RECOMMI Check the FPGA and AI			



KEVIEV	atory Upgrade Revie V ITEM DISCRI		SDEU CDR
ORIGINATOR name.	COLONGES	Date 04/02/2015	RID Nº: RID-CDR-B- 20150204-08
RID TITLE: Led flasher			-
AREA: HW Specificat	tion – WP7		
Document title / N°-Re	ef / chapter / page:		
DISCREPANCY:			
-Incomplete requireme -No output implemente		ator cross calibration u ontrol	sing LED
	VENDED GOLUTIC	N.	
INITIATOR RECOM	MENDED SOLUTIO	/IN.	
INITIATOR RECOM	MENDED SOLUTIC	21N.	
INITIATOR RECOM	MENDED SOLUTIC	21N.	
INITIATOR RECOM	MENDED SOLUTIC	21N.	
INITIATOR RECOM	NDATION :	D (implement LED on scinti	llators?)
PANEL RECOMMEN	NDATION :		llators?)



5 AUDIT

5.1 FIDES Audit checklist

The FIDES methodology identifies a list of recommendations, which, if followed, will facilitate construction of product reliability. This set of recommendations has been broken down into a set of questions.

The answer given to these questions permit learning about:

- A measurement of its ability to make reliable products,
- A quantification of the process factors used in the calculation models,

• The possibility of identifying improvement actions

For the CDR, we audit at this early stage the specification and design phase.

	Check /
Audit question	comment
Specifications	
Is there a financing item for the reliability studies? Have the needs been identified in terms of means and personnel?	Yes
Are the overall reliability requirements allocated to the subassemblies?	Yes
Is there a description and a characterization of the environment in which the system is going to be stored, transported, used and maintained?	Yes
System failures and degraded mode list have been established?	Yes
How is the demonstration of the system's reliability being considered?	
Has the System's utilization profile been defined for which the reliability performances are expected?	Yes
Context associated with a System's reliability requirements?	Yes
Is the feedback put to good use for maintaining a good level of confidence in the upholding of the reliability performances?	Yes
Is the reliability requirement expressed in quantitative terms?	Yes
Have the technical risks impacting reliability been identified?	Partially
Has a type of time measurement been identified (operating hours, flight hours, cycles, etc.) for the reliability performances?	Yes
Have the customer's requirements been identified, documented and traced?	Yes
Are the technological state of the art and the cost/performance optimization taken into account in the system's design at the time of the reliability requirement negotiations with the customer?	Yes
Is a system design review organized where the reliability aspects are examined?	Yes
Are the reliability requirements examined in a system requirements review?	CDR
Does the Operating Dependability discipline take part in the system's functional and detailed design?	Yes
Is the system's maintenance policy (requested by the customer) taken into account?	Yes
Has a System reliability plan been drawn up?	Partially
What process is implemented to ensure: the collection of technical events, the writing up of problem reports and the measurement of improving reliability? How are equipment changes managed?	To be defined



APC	01E
02/15	54/63

Design	
What steps have been taken to ensure that the personnel have the knowledge of the test means and of the standards and of how to interpret the measurements?	Training
Is the viewpoint of the various disciplines involved in engineering taken into account?	Yes
Are the subassembly's technical data available for the development of the production test?	TBD
Is there a list of substantiating items?	TBD
Is there a discipline procedures management system in place?	TBD
Is there a skill procedures management system in place?	TBD
Is there a preferential list of COTS items?	No
Is the most made of feedback to improve future designs?	Yes
Is there a database capitalizing on the reliability assessment studies?	Yes
Is there a database on the design history and substantiation?	TBD
Have the means been identified and implemented for protecting subassemblies during certain equipment production activities?	Yes
Have the technical risks impacting reliability been identified?	Yes
What is the process for constructing the reliability of the systems put in place in the company? Is it verified that test coverage is maximal and that it is based on the specification? Is there a substantiating document?	TBD
Are there procedures in place for verifying the design?	CDR
Is there a maintenance concept	Yes
Is a system design review organized where the reliability aspects are examined?	Yes
Is there a reliability management plans identifying the key skills (specialists)?	Partially
Is there a list of discipline recommendations on the handling and storage operations on the customer's premises?	Yes – to be documented
Is there an acceptance specification for the production tests?	Yes (to be update)
Is there a product/supplier qualification procedure?	No
Are there a definition of the test points and an application of the recommendations for the in- production tests?	No
Is there a procedure for qualifying the products and manufacturing process?	Yes – but to be completed
Are new components qualified before being used?	No
Is there analysis documentation for assessing the reliability?	Yes
Are there design rules in place for adapting the choice of a component for a given level of reliability?	Yes
Is there a formalized tool for calculating reliability? Is there a formalized reliability book (MIL, adjusted MIL, RDF, personal REX)?	Yes
Are the choices relative to test coverage documented?	
Are validated and recognized means of modeling used?	Yes



5.2 Design Review Checklists (DRC):

See in the following pages the Design Review Checklists, filled by the panel board after the review.



Design Review Checklist

Checklist Description: This checklist captures common elements that should be present in any design. It is presented during the Design Review process to stimulate thought, guide brainstorming, and to ensure the design being outlined contains all proper design considerations. As the project architecture, system, and application design is being reviewed, assess the design considerations that apply to your subject matter expertise and business/technical needs.

Projec	Project Name: SDEU Review Date: 04/02/201		5	
Assessment and Recommendations:Notes:Approved without revisionApproved with revisions (see Notes)Not approved		es:		
Reviewer: S. Colonges Signature:				
Artifacts Reviewed:Conceptual ArchiImplementation PlanRequirements TrateOther:Other:		itecture Review Checklist aceability Matrix		
Gene	ral Design			Comments
	Does the design support both product and project Is the design feasible from a technology, cost, and Have known design risks been identified, analy mitigated? Are the methodologies, notations, etc. used to design appropriate?	d sch /zed,	edule standpoint? and planned for or	
\boxtimes	If possible, were proven past designs reused?			Prototyping
Design Considerations		Comments		
\boxtimes	Does the design have conceptual integrity (i.e., o together)?	loes	the whole design tie	
\square	Can the design be implemented within technol constraints?	0,		
	Does the design use standard techniques and understand elements?	l av	oid exotic, hard-to-	
	Is the design unjustifiably complex?			Excepted some details
	Is the design lean (i.e., are all of its parts strictly			Excepted some details
	Does the design create reusable components if appropriate?			
	 Does the design allow for scalability? Are all time-critical functions identified, and timing criteria specified for them? 			FPGA firmware not described
\boxtimes	Are the hardware environment completely defined including engineering			
	Are the pre-requisite and co-requisite softwar identified, including release levels and constraint		nd firmware clearly	No data available



Requ	irements Traceability	Comments		
\square	Does the design address all issues from the requirements?	Conformance matrix TBW		
	Does the design add features or functionality, which was not specified by the requirements (i.e., are all parts of the design traceable back to			
	requirements)? If appropriate, has requirements coverage been documented with a			
	completed requirements traceability matrix?			
\square	Are all of the assumptions, constraints, design decisions, and dependencies documented?	Most of		
	Have all reasonable alternative designs been considered, including not automating some processes in software?	No other alternative has been presented (1)		
	Have all goals, tradeoffs, and decisions been described?			
	Have all interfacing systems been identified?			
\square	Are the error recovery and backup requirements completely defined?	Not for the S/W and F/W		
	Have the infrastructure e.g. backup, recovery, checkpoints been addressed?			
Cons	istency	Comments		
	Does the design adequately address issues that were identified and deferred at previous upstream levels?	?		
57	Is the design consistent with related artifacts (i.e., other modules, designs,			
\square	etc.)?			
	Is the design consistent with the development and operating environments?			
Perfo	ormance Reliability	Comments		
	Are all performance attributes, assumptions, and constraints clearly defined?			
	If appropriate, are there justifications for design performance (i.e., prototyping critical areas or reusing an existing design proven in the same context)?			
Capa	icity Planning	Comments		
	Does the design improve productivity?	n/a		
	Is scalability development into the plan and is maintainable?	n/a		
	Is Total Cost of Ownership (TCO) controlled or reduced?	n/a		
Main	itainability	Comments		
\square	Does the design allow for ease of maintenance?			
	If reusable parts of other designs are being used, has their effect on design and integration been stated?			
Com	pliance	Comments		
	Does the design follow all standards necessary for the system? (i.e., date standards)	Almost		
	Have legal/regulatory requirements been assessed and accounted for?			
(1) What about the EF upgrade proposal from Thignian 2 Need a justification for a new				

(1) What about the FE upgrade proposal from Zbigniew ? Need a justification for a new SDE design.



Design Review Checklist

Checklist Description: This checklist captures common elements that should be present in any design. It is presented during the Design Review process to stimulate thought, guide brainstorming, and to ensure the design being outlined contains all proper design considerations. As the project architecture, system, and application design is being reviewed, assess the design considerations that apply to your subject matter expertise and business/technical needs.

Project Name: SDEU		Review Date: 04/02/2015		
Assessment and Recommendations: N Approved without revision Approved with revisions (see Notes) Not approved Not approved		Not	Notes:	
Reviewer: D. Breton Signature:				
Artifacts Reviewed:Conceptual ArchImplementation PlanRequirements TraditionOther:Other:		itecture Review Checklist raceability Matrix		
Gene	ral Design			Comments
	Does the design support both product and project goals? Is the design feasible from a technology, cost, and schedule standpoint? Have known design risks been identified, analyzed, and planned for or mitigated? Are the methodologies, notations, etc. used to create and capture the design appropriate?			
\boxtimes	If possible, were proven past designs reused? Does the design support proceeding to the next development step?			Prototyping
Design Considerations		Comments		
\square	Does the design have conceptual integrity (i.e., does the whole design tie together)?			
\square	Can the design be implemented within technology and environmental constraints?			
	Does the design use standard techniques and avoid exotic, hard-to- understand elements?			
	Is the design unjustifiably complex?		No, excepted some details	
	Is the design lean (i.e., are all of its parts strictly necessary)?			
	Does the design create reusable components if appropriate?			
	Does the design allow for scalability? Are all time-critical functions identified, and timing criteria specified for them?		Not at FPGA level FPGA firmware not described	
\square	Are the hardware environment completely defined, including engineering change levels and constraints?			
	Are the pre-requisite and co-requisite software and firmware clearly identified, including release levels and constraints?		No yet	



Requ	irements Traceability	Comments		
\square	Does the design address all issues from the requirements?	Measurements to be done		
	Does the design add features or functionality, which was not specified by			
	the requirements (i.e., are all parts of the design traceable back to requirements)?			
	If appropriate, has requirements coverage been documented with a completed requirements traceability matrix?	Not yet		
\square	Are all of the assumptions, constraints, design decisions, and dependencies documented?			
	Have all reasonable alternative designs been considered, including not automating some processes in software?	No other solution presented (1)		
\square	Have all goals, tradeoffs, and decisions been described?	Besides point above		
\square	Have all interfacing systems been identified?			
	Are the error recovery and backup requirements completely defined?			
	Have the infrastructure e.g. backup, recovery, checkpoints been addressed?			
Cons	istency	Comments		
	Does the design adequately address issues that were identified and deferred at previous upstream levels?	No information about previous version		
	Is the design consistent with related artifacts (i.e., other modules, designs,			
	etc.)?			
\boxtimes	Is the design consistent with the development and operating environments?			
Perfo	ormance Reliability	Comments		
	Are all performance attributes, assumptions, and constraints clearly defined?			
	If appropriate, are there justifications for design performance (i.e., prototyping critical areas or reusing an existing design proven in the same context)?			
Capa	city Planning	Comments		
	Does the design improve productivity?	?		
	Is scalability development into the plan and is maintainable?	?		
	Is Total Cost of Ownership (TCO) controlled or reduced?	?		
Main	tainability	Comments		
\square	Does the design allow for ease of maintenance?			
	If reusable parts of other designs are being used, has their effect on design and integration been stated?			
Com	pliance	Comments		
	Does the design follow all standards necessary for the system? (i.e., date standards)	Quite well		
\square	Have legal/regulatory requirements been assessed and accounted for?			
(1) No other solution presented where they may exist. This should have been explained				

(1)No other solution presented where they may exist. This should have been explained



Design Review Checklist

Checklist Description: This checklist captures common elements that should be present in any design. It is presented during the Design Review process to stimulate thought, guide brainstorming, and to ensure the design being outlined contains all proper design considerations. As the project architecture, system, and application design is being reviewed, assess the design considerations that apply to your subject matter expertise and business/technical needs.

Project Name: SDEU		Review Date: 04/02/2015		
Assessment and Recommendations: Approved without revision Approved with revisions (see Notes) Not approved 		Notes:		
Reviewer: A. Menshikov Signature:		Signature:		
		Requirements Tra	hitecture Review Checklist Fraceability Matrix	
Gene	oral Design			Comments
	Does the design support both product and project goals?Is the design feasible from a technology, cost, and schedule standpoint?Have known design risks been identified, analyzed, and planned for or mitigated?Are the methodologies, notations, etc. used to create and capture the			
	design appropriate? If possible, were proven past designs reused? Does the design support proceeding to the next development step?			Prototype
Design Considerations		Comments		
\boxtimes	Does the design have conceptual integrity (i.e., does the whole design tie together)?			
\square	Can the design be implemented within technology and environmental constraints?			
	Does the design use standard techniques and avoid exotic, hard-to- understand elements?			
\square	Is the design unjustifiably complex?			A few details
	Is the design lean (i.e., are all of its parts strictly necessary)?			
\boxtimes	Does the design create reusable components if appropriate?			
	Does the design allow for scalability? Are all time-critical functions identified, and timing criteria specified for them?			
\boxtimes	Are the hardware environment completely defined, including engineering change levels and constraints?			
	Are the pre-requisite and co-requisite software and firmware clearly <i>N</i> identified, including release levels and constraints?		No information	



Requirements Traceability		Comments
\square	Does the design address all issues from the requirements?	Not completely
	Does the design add features or functionality, which was not specified by	
\square	the requirements (i.e., are all parts of the design traceable back to	
	requirements)?	
	If appropriate, has requirements coverage been documented with a	
	completed requirements traceability matrix?	
	Are all of the assumptions, constraints, design decisions, and dependencies documented?	
\square	Have all reasonable alternative designs been considered, including not automating some processes in software?	
\square	Have all goals, tradeoffs, and decisions been described?	
\square	Have all interfacing systems been identified?	
\square	Are the error recovery and backup requirements completely defined?	Not for F/W and S/W
	Have the infrastructure e.g. backup, recovery, checkpoints been	-
	addressed?	
Cons	istency	Comments
	Does the design adequately address issues that were identified and	
	deferred at previous upstream levels?	
	Is the design consistent with related artifacts (i.e., other modules, designs,	
	etc.)?	
\square	Is the design consistent with the development and operating	
_	environments?	
Perfo	ormance Reliability	Comments
	Are all performance attributes, assumptions, and constraints clearly defined?	
	If appropriate, are there justifications for design performance (i.e., prototyping critical areas or reusing an existing design proven in the same	
	context)?	
Cana	city Planning	Comments
Cupt		
	Does the design improve productivity?	
	Is scalability development into the plan and is maintainable?	
	Is Total Cost of Ownership (TCO) controlled or reduced?	
Main	tainability	Comments
\square	Does the design allow for ease of maintenance?	
	If reusable parts of other designs are being used, has their effect on design	
	and integration been stated?	
Com	pliance	Comments
	Does the design follow all standards necessary for the system? (i.e., date	
	standards)	
\square	Have legal/regulatory requirements been assessed and accounted for?	



The following table indicates the general data package provided for the CDR and used by the review board:

Reference	Revision
WP10LPSC02	J
WP10LPSC03	Н
WP6LPSC13	А
WP10LPSC06	С
WP10LPSC10	С
WP10LPSC11	D
WP10LPSC05	Е
WP10LPSC07	F
WP10LPSC08	J
WP10LPSC04	К
	WP10LPSC03 WP6LPSC13 WP10LPSC06 WP10LPSC10 WP10LPSC11 WP10LPSC05 WP10LPSC07 WP10LPSC08

Table 2a – Review data package for the CDR

WP3CWRU01B_CDR_WP3_01Feb2015	02/02/2015 09:48
WP1INFNLE01A_SDEU_CDR_WP1_19jan15.pdf	19/01/2015 16:36
T WP1INFNT002A_SDEU_CDR_SMPT_18Jan15.pdf	19/01/2015 09:55
WP3CWRU01B_CDR_WP3_01Feb2015_Updated version.zip	02/02/2015 09:41
WP4BUW01A_SDEU_CDR_WP4_16Jan15.pdf	19/01/2015 09:34
WP5LPSC01C_SDEU_CDR_WP5_15Jan15.pdf	19/01/2015 10:14
T WP7INFNT001A_SDEU_CDR_WP7_18Jan15.pdf	19/01/2015 09:53



End of document